23EC202	DIGITAL SYSTEM DESIGN 3/								
Nature of Course :G (Theory & Analytical)									
Course Objectives:									
1	To introduce the principles of Canonical forms to minimize the logic expression								
2	To enable the students to understand the operation of various combinational and sequential logic circuits.								
3	To allow stu	idents to analyze synchronous sequential circuits.							
4	To enable th	ne students to construct PLD's and their roles in o	digital sy	stems					
5	To enable the students to write verilog code for combinational logical circuits.								
Course Ou	tcomes:								
Upon comp	pletion of the	e course, students shall have ability to							
C202.1	Demonstratusing logic g	e knowledge on canonical forms and their rea gates	lization	[U]					
C202.2	Applying K- Map and Tabulation method to minimize the Boolean functions.								
C202.3	Understand various combinational logic and sequential logic circuits and their implementation [AP]								
C202.4									
C202.5	Understanding Programmable logic devices and applying for logical function implementation. [AP]								
C202.6	Apply verilo	g code for realization of combinational logical circ	uits.	[AP]					
Course Co	ntents:		ı						

Canonical Forms and Minimization

15

Minterms, Maxterms, Complements, Implementation using universal logic gates, Minimizing functions using Karnaugh maps -2.3 & 4 Variables, Minimization using Quine McClusky method -4 Variables.

Combinational and Sequential logic circuits:

15

Adders and Subtractors, Multiplexer, Demultiplexer, Encoders, Decoders, Two Bit Magnitude comparator, Carry Look-ahead adder, Code converters, – Binary to Gray, BCD to Excess-3 Parity generator and Checker. **Sequential logic circuits:** Latches and flip flops, Realization of one flip flop using other flip flops, Asynchronous Up counter and Synchronous counters, Shift registers –SISO,SIPO,PISO,PIPO, Application of Shift registers. Case Study: DTMF Decoder. **Synchronous Sequential logic:** 15

Analysis of Synchronous Sequential Circuits, Sequence generator, State transition diagrams and state transition tables. PLD's - PLA, PAL, Modelling basic combinational circuits using Verilog.

	Total Hours: 45
Text Books	S:
1	M. Morris Mano, Michael D.Ciletti., "Digital Design",6 th Edition, Pearson
	education, 2018
2	Donald D. Givone, "Digital principles and Design", 2004, McGraw Hill Education
	India Private Ltd., 29 th Reprint, 2018
3	Samir Palnitkar,"Verilog HDL: A Guide to Digital Design and Synthesis" Prentice
	Hall, Second Edition, 2018
Reference	Books:
1	J. F. Wakerly, "Digital Design - principles and practices", 4th Edition, Pearson
	Education, 2008.
2	Thomas L. Floyd, Digital Fundamentals, 10th Edition, Pearson Education, New

	Delhi, 2017
3	John.M Yarbrough, "Digital Logic Applications and Design", Thomson Learning,
	2006.
Web Refere	ences:
1	https://www.tutorialspoint.com/digital_circuits/digital_circuits_useful_resources.ht
	m
2	http://www.technologystudent.com/elec1/dig1.htm
3	https://www.electronicsforu.com/technology-trends/learn-electronics/digital-
	electronics-basics
4	https://www.electrical4u.com/digital-electronics/
Online Res	ources:
1	https://nesoacademy.org/ec/05-digital-electronics
2	https://www.electronics-tutorials.com/basics/digital-basics.htm
3	https://www.geeksforgeeks.org/digital-electronics-logic-design-tutorials/
4	https://www.tutorialandexample.com/digital-electronics-tutorial

	End Semester	Total				
Formative Assessment						
80	120	200	40	60	100	

Assessmen	Assessment Methods & Levels (based on Blooms' Taxonomy)								
Formative A	Formative Assessment based on Capstone Model								
Course Outcome									
C202.1	Understand Quiz 20								
C202.2, C202.3	Apply	Assignment	20						
C202.4, C202.5	Apply	Assignment	20						
C202.6 Apply Simulation using Logisim 20									

Assessment based on Summative and End Semester Examination									
Bloom's Level	Summative A [120 Ma		End Semester Examination (60%) [100 Marks]						
	CIA1 : [60 Marks]	CIA2 : [60 Marks]							
Remember	20	10	10						
Understand	40	40	40						
Apply	40	40	30						
Analyse		10	20						
Evaluate		·							
Create									

Assessment based on Continuous and End Semester Examination								
Continuous Assessment (40%) [200 Marks] End Se								
С	Examination							
SA 1	FA 1 (40 Marks)	SA 2 FA 2 (40 Marks	(60%)					
(60 Marks)	Component - I Component - II (20 Marks) (20 Marks)	(60 Marks) Component - I Compo	onent - II [100 Marks] Marks)					

	Course Articulation Matrix												
СО	РО	РО	РО	РО	РО	РО	РО	РО	РО	РО	РО	PSO	PSO
CO	1	2	3	4	5	6	7	8	9	10	11	1	2
1	3	2	1	1	-	-	-	1	-	-	•	2	-
2	3	2	1	1	-	-	-	-	-	-	-	2	-
3	3	2	1	1	-	-	-	-	-	-	-	2	-
4	3	2	2	1	-	-	-	-	-	-	-	2	-
5	3	2	2	1	-	-	-	-	-	-	-	2	-
6	3	2	2	1	-	-	-	-	-	-	-	2	-
1 Reasonably agreed 2 Moderately agreed 3 Strongly agreed							ed						