Revision 7 — assessment

Same four boards and netlist as revision 6, wired and instrumented so each board can be tested alone.

Not released for soldering. Software checks do not establish measured fit, manual-wire safety, protection response or PCB manufacturability.

Gate	Result	Meaning
Software / net preservation	pass	1659 original connected pins compared
Measured mechanical fit	pending	Actual board grid, adapter bodies, stack height and extraction pending
Powered qualification	pending	No measured hardware acceptance supplied
Smart PCB fabrication	pending	Reference contracts only; no routed fabrication files
Overall decision	pending	Four-board target retained; no extra lower board permitted
Wiring budgets	pass	Crossing ceilings per board, bar spacing, fail-safe links and test-point checks run in the build

Assembly	Role	Local wires	Functional parts
contact-a	Bank A — continuous contact network	97	20
contact-b	Bank B — continuous contact network	97	20
power	Power — input, guards, student cutoff and interlock	250	85
router-matrix	Router — ESP1, watchdog, matrices and Pi interfaces	299	80

Smart circuitry remains separate: the 12 inherited layouts are **logical electrical contracts**, not twelve proposed PCBs or extra perfboards.

What changed from revision 6

Wire tree, test access and split points. The 1,659 functional pins keep their original nets.

Board	Crossings r6 → r7	Wire length r6 → r7	Insulated wires	Bare bar segments	Sleeves needed
contact-a	49 → 28	3.09 → 2.76 m	97	0	2
contact-b	23 → 32	3.08 → 2.75 m	97	0	0
power	854 → 608	8.56 → 7.75 m	156	47	54
router-matrix	2259 → 1623	14.17 → 12.1 m	197	51	65

Spatial wire chains. Each net is chained in board order, nearest already-installed pin first, instead of install-phase and alphabetical order. A wire still only joins pins that are already installed, so every partial-state check keeps passing.

Ground bus bars. Ground on the two lower boards uses up to four bare bars on free rows of the underside, with one short insulated stub per pin. A bar does not cut crossings in this placement (see the sweep in README.md); it is there so one cold joint cannot open ground for everything downstream. Every insulated wire that crosses a bar is flagged for a sleeve in the wire CSV.

Test aids, no extra wires for test points. A 1×8 probe header (same pinout and corner on both lower boards), status LEDs along the bottom edge, and designated existing pads as labelled test points. Removable links split each board; each opens to OFF.

Crossings count strict segment intersections between different nets; they indicate congestion, not shorts. Insulation, lead access and analog stability still need physical inspection.

Mechanical fit and removable tray

Contact banks

- 11 columns per bank; 177.80 mm first-to-last span.
- Six contacts per column; 50.80 mm row span.
- Assumed 78 × 38 grid at 2.54 mm; check actual stock.
- Capsule orientation is unchanged between banks.
- Contact frame carries insertion force independently.

Lower boards

- Power zones: input/guards and student cutoff/interlock.
- Router zones: ESP1/watchdog and matrices/control/interfaces.
- Module, cable and smart PCB space is additional to pad packing.

Required clearance — fill from measurements Contact underside protrusions + tallest lower-board assembly + lower-board thickness + underside joints + insulation allowance + cable bend envelope.
Calculated requirement: **pending**. Available height: **pending**.
Use measurements.json, component-envelope-review.csv and manual-review.json. The required calculation is conservative; verify routing-specific clearances in the mock-up.

Print the scale templates at 100%, measure the calibration bar, place actual sockets/modules over the outlines, and rehearse tray removal. If two lower boards cannot provide fit and repair access, mark the arrangement failed; report the matrix functions that need PCB consolidation.

Smart prototype — staged evaluation

Not released for soldering. Software checks do not establish measured fit, manual-wire safety, protection response or PCB manufacturability.

Candidate	Result	Consequence
Complete R5 one-position support on 7×10	full-7x10-layout-failed	smart-reference: U_SMART_SAFETY_USB_POR does not fit 26x38
ESP32 + direct precision voltage front end	provisional-pad-fit	Provisional pad fit only; no mux or isolated multi-position service bus

The early board supports display/voltage work. Continuity stimulus uses the existing bounded eight-part diagnostic circuit as an external removable fixture. Later output/current qualification requires an external temporary fixture or final smart PCB. Do not purchase or solder a full 7×10 prototype from the failed packing.

Standalone signal	Connection / condition
OLED / ADS1115 I2C	GPIO4 SDA; GPIO22 SCL; 0x3C OLED and 0x48 ADC
External continuity stimulus	GPIO26 through removable control lead; OFF at reset; remove before register-latch use
Precision ADC	AIN0 → P0_1_MUX; AIN1 → P0_2_MUX; no CD4052 on this one-channel fixture
Temporary supply	Verified ESP USB3V3 → 3V3_SYS removable lead, never paralleled with final regulator
Final handoff	GPIO26 returns to ESP2 latch; final mux, bus isolation and watchdog tests repeated

Prototype evidence does not pass the permanent assembly checkpoints. Keep its serial number and firmware profile separate. The ADC carrier and OLED are external modules whose mounting envelopes are unverified.

Checkpoint chapters and release decision

Chapter	Checkpoints	Filmable acceptance
First light and diagnostics	CP00–03	LED on/OFF; open and wrong jumpers rejected; correction needs a fresh test
One smart display and voltage	CP04–08	Identity/OFF status; calibration; actual and signed voltage
Final power protection	CP09–14	Qualified rails; startup OFF; latched overload; heartbeat and transient cutoff
One complete smart position	CP15–23	Bounded source/sink, pulse, gates, memory and measured current
Programmable matrix	CP24–26	Routed LED loop, continuity and invalid-route rejection
All positions	CP27–31	Every position qualified; at most three active; removal/reconfiguration safe
System sessions	CP32–36	Pi, explicit enable, RFID failures and complete lesson

CP00 needs no final power or matrix. CP01 diagnostics use fixed connections. CP09 begins power; CP24 begins matrix. Preserve permanent work; only labelled temporary links and test arrangements change. Use checkpoint-guide.pdf and transitions.csv.**October milestones:** October 22 demonstration must remain independent of PCB arrival. October 29 requires tested electronics with partial firmware integration. PCB procurement and firmware work proceed in parallel; missing hardware, incomplete PCB files or unavailable diagnostic firmware remain schedule blockers.**Release rule:** fail on net/placement errors or measured fit failure. Otherwise remain pending until physical access, all applicable bench tests and final PCB manufacturing review have evidence. No computed drawing becomes a measured pass.