
Memory Management




Recap: Virtual Address





Recap: MMU

 Hardware unit that translates virtual address to physical address






Recap: A Simple MMU

- BaseAddr: base register
- Paddr = Vaddr + BaseAddr


- Advantages
 - Fast
- Disadvantages
 - No protection
 - Wasteful





Recap: Modern MMU


Paging hardware





Recap: Virtual Address Translation

Virtual address 0x12345678





Recap: Paging


- Advantages
 - No external fragmentation

- Two main Issues
 - Translation speed can be slow
 - TLB
 - Table size is big



Multi-level Paging


Two-level paging





Two Level Address Translation

Virtual address





Example

8 bits 8 bits 8 bits

1st level 2nd level offset

Virtual address format (24bits)

Vaddr: 0x0703FE Vaddr: 0x072370

1st level idx: 07 1st level idx: ___

2nd level idx: 03 2nd level idx: ___

Offset: FE Offset: ___

Vaddr: 0x082370

1st level idx: ___

2nd level idx: ___


Offset: ___



Multi-level Paging

- Can save table space
- How, why?

 Don't need to create all mappings in the outer page table





Concepts to Learn


Demand paging



Virtual Memory (VM)

max


- Abstraction
 - 4GB linear address space for each process
- Reality
 - 1GB of actual physical memory shared with 20 other processes
- Does each process use the (1) entire virtual memory (2) all the time?





Demand Paging

 Idea: instead of keeping the entire memory pages in memory all the time, keep only part of them on a on-demand basis





Page Table Entry (PTE)

PTE format (architecture specific)




- Valid bit (V): whether the page is in memory
- Modify bit (M): whether the page is modified
- Reference bit (R): whether the page is accessed
- Protection bits(P): readable, writable, executable



Partial Memory Mapping

Not all pages are in memory (i.e., valid=1)






Page Fault

- When a virtual address can not be translated to a physical address, MMU generates a trap to the OS
- Page fault handling procedure
 - Step 1: allocate a free page frame
 - Step 2: bring the stored page on disk (if necessary)
 - Step 3: update the PTE (mapping and valid bit)
 - Step 4: restart the instruction




Page Fault Handling







Demand Paging


























Over time, more pages are mapped as needed

