


9<sup>th</sup> September, 20


## # SEQUENTIAL CIRCUITS:

→ In sequential circuit, there is a feedback path b/w outputs and inputs. It means output depends upon present state as well as past outputs.



## # R-S latch

R	S	$Q_{n+1}$	Comment
0	0	$Q_n$	No change (Memory is retained).
0	1	1	Set
1	0	0	Reset
1	1	X	Invalid / Forbidden / Indeterminate



\* If  $Q_n$  and  $\bar{Q}_n$  same, then it is invalid condition.


→ If any 1 input of NOR gate is high, then the output will be low irrespective of other inputs value.

→ Set condition ( $\bar{Q}_n = 1$ ) & ( $Q_n = 0$ ) →  $S = 1$

→ Reset condition ( $Q_n = 0$ ) & ( $\bar{Q}_n = 1$ ) →  $R = 1$

## # NAND Based S-R latch

S	R	$Q_{n+1}$	Comment
0	0	X	Invalid
0	1	1	Set
1	0	0	Reset
1	1	$Q_n$	No change




→ If we apply a clock pulse (CP) in latch, it becomes flip-flop.

## # Flip-Flop

- It is the smallest unit of memory & it stores one bit at a time.
- It has two stable states that's why it is also called bi-stable multi-vibrator.
- It has two outputs and both are complement of each other. If both are same, then this condition is known as Invalid condition.
- If  $Q_{n+1} = 1$  and  $\overline{Q_{n+1}} = 0$ , this is called Set condition.
- If  $Q_{n+1} = 0$  and  $\overline{Q_{n+1}} = 1$ , this is called Reset / (Unset) condition.

### R-S Flip-Flop:


CP	R	S	$Q_{n+1}$	Comment
0	X	X	FF doesn't work	—
1	0	0	$Q_n$	No change
1	0	1	1	Set
1	1	0	0	Reset
1	1	1	X	Invalid



NOR Based R-S Flip-Flop

### # NAND Based SR FF:-

CP	R	S	$Q_{n+1}$	Comment
0	X	X	won't work	—
1	0	0	$Q_n$	No change
1	0	1	1	Set
1	1	0	0	Reset
1	1	1	X	Invalid






## # De Flip Flop (DFF):-


- We are getting stable output when both inputs are complement of each other in SR Flip Flop.

$$S = D$$

$$R = \bar{D}$$



Block diagram :



CP	D	$Q_{n+1}$
1	0	0
1	1	1

$$Q_{n+1} = D$$

## # Characteristics Equation of SR Flip Flop.

CP	S	R	$Q_n$	$Q_{n+1}$
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	1
1	1	1	0	d
1	1	1	1	d

S	$RQ_n$			
	00	01	11	10
0	0	1	0	0
1	1	1	d	d

$$Q_{n+1} = S + \bar{R}Q_n$$

$$C. Eq^n = Q(n+1) = f(FF. g/p.s., Q_n)$$

DPF :-




CP	D	$Q_n$	$Q_{n+1}$
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

$Q_{n+1} = D$   
From Truth Table.

J K Flip Flop :-

$$S = J \bar{Q}_n$$

$$R = K Q_n$$



CP	J	K	$Q_{n+1}$
0	X	X	$Q_n$
1	0	0	$Q_n$ No change
1	0	1	0 Reset
1	1	0	1 Set
1	1	1	$\bar{Q}_n$ Toggle.

$J=0, K=0$   
if  $Q_n=0, Q_{n+1}=0$   
 $Q_n=1, Q_{n+1}=1$

$J=1, K=1$

~~$Q_n=0, Q_{n+1}=0$~~   
 ~~$Q_n=1, Q_{n+1}=1$~~   
 $Q_n=0, Q_{n+1}=1$   
 $Q_n=1, Q_{n+1}=0$



## Characteristic Table :-


CP	J	K	$Q_n$	$Q_{n+1}$
	0	0	0	0
	0	0	1	1
	0	1	0	0
	0	1	1	0
	1	0	0	1
	1	0	1	1
	1	1	0	1
	1	1	1	0

J \ K $Q_n$	00	01	11	10
0		1		
1	1	1		1

Characteristic Eq<sup>n</sup> :-

$$Q_{n+1} = J\bar{Q}_n + \bar{K}Q_n$$


## Toggle condition in DFF :-



i)  $Q = 0$   
 $D = \bar{Q} = 1$   
 $Q_{n+1} = D = 1$

ii)  $Q = 1$   
 $D = \bar{Q} = 0$   
 $Q_{n+1} = D = 0$

## Toggle condition in JK → (Significance)




$Q = 0$   
 $J = 1, K = 0, Q_{n+1} = 1$

$Q = 1$   
 $J = 1, K = 1, Q_{n+1} = 0$

## # T Flip-Flop (Toggle Flip Flop)

→ If both inputs of J-K flip flop are made common and connected to T input, it becomes T Flip Flop.



CP	T	$Q_{n+1}$
0	0	$Q_n$ No change
1	1	$\bar{Q}_n$ Toggle

$$Q_{n+1} = T \oplus Q_n$$

September 16, 23

# UNIT - 2

Characteristics Table (CT)

DFF

D	$Q_n$	$Q_{n+1}$
0	0	0
0	1	0
1	0	1
1	1	1

Excitation Table (ET)

$Q_n$	$Q_{n+1}$	$D \rightarrow Q_{n+1}$
0	0	0
0	1	1
1	0	0
1	1	1

TFF

T	$Q_n$	$Q_{n+1}$
0	0	0
0	1	1
1	0	1
1	1	0

$Q_n$	$Q_{n+1}$	$T \rightarrow Q_n \oplus Q_{n+1}$
0	0	0
0	1	1
1	0	1
1	1	0

\* Property of XOR:-  
 $a \oplus b = c$   
 $c \oplus b = a$   
 $a \oplus c = b$

$$Q_{n+1} = T \oplus Q_n$$

$$T = Q_n \oplus Q_{n+1}$$

SR FF

S	R	$Q_n$	$Q_{n+1}$
→ 0	0	0	0
0	0	1	1
→ 0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	d
1	1	1	d

$Q_n$	$Q_{n+1}$	S	R	T
0	0	0	d	0
0	1	1	0	0
1	0	0	1	0
1	1	d	0	0

change 0 to d in middle

JK Flip Flop

$Q_n$	$Q_{n+1}$	J	K
0	0	0	d
0	1	1	d
1	0	d	1
1	1	d	0

←  
←



# # Flip Flop conversion :-

1. Convert D Flip-Flop into T Flip Flop.

D to T  
↓        ↓  
available    required.

STEP 1 : Draw characteristics Table of required FF and excitation table of available FF and combine these two table.

STEP 2: Now with the help of Boolean Algebra or K-Map determine available Flip-Flop inputs, which are function of present state ( $Q_n$ ) and required Flip Flop inputs.

STEP 3: With the help of available FF and suitable logic gates, draw required FF.


CT (T)		ET (D)	
T	$Q_n$	$Q_{n+1}$	D
0	0	0	0
0	1	1	1
1	0	1	1
1	1	0	0

~~ET (D)~~

$Q_n \quad Q_{n+1} \quad D$

$Q_n$	0	1
T		
0		1
1	1	

$D = T \oplus Q_n$



2. Convert SR to JK Flip Flop.

CT (JK)		ET (SR)	
J	K	$Q_n$	$Q_{n+1}$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0

Flip Flop.

$KQ_n$		00	01	10	11
J	0		X		
1		1	X		1

$S = J \bar{Q}_n$

$KQ_n$		00	01	10	11
J	0	X		1	X
1				1	

$R = KQ_n$

3° Convert SR to T.


T	$Q_n$	$Q_{n+1}$	S	R
0	0	0	0	0
0	1	1	0	0
1	0	1	1	0
1	1	0	0	1

T	$Q_n$
0	0
1	1

$$S = T\bar{Q}_n$$

T	$Q_n$
0	0
1	1

$$R = TQ_n$$



4° Convert JAF into JK AF.

J	K	$Q_n$	$Q_{n+1}$	D ( $Q_{n+1}$ )
0	0	0	0	0
0	0	1	1	1
0	1	0	0	0
0	1	1	0	0
1	0	0	1	1
1	0	1	1	1
1	1	0	0	0
1	1	1	0	0




~~D = JK~~

$$D = Q_{n+1}$$

$$D = J\bar{Q}_n + KQ_n$$



## # Triggering in Flip Flop.



$$J = 1$$

$$K = \bar{Q}_n = \bar{0} = 1$$

\* When output changes many times in single clock pulse (CP), this condition is called race-around condition.

\* RAC arises due to


- level triggering either +ve or -ve.

- when propagation delay of FF < prop pulse width of CP.


Total time req. to propagate any signal from i/p to o/p

Q Draw FF circuits which keeps gives Toggle condition  
 or output frequency is input frequency divided by 2  
 i.e.  $f_o = f_i / 2$


i)  $J = K = 1$




ii) T-FF



iii) D-FF (T)




iv) SR.



$$\begin{aligned} Q_n &= 0 \\ S &= 1 \\ R &= Q_n = 0 \\ Q_n + 1 &= 1 \end{aligned}$$

v)



vi)

