

Single-Cycle CPU

Dr. Heng Yu

AY2023-24, Spring Semester
COMP1047: Systems and Architecture
Week 5

COMP1047 Systems and Architecture


Today's outline

- Introducing the MIPS CPU design
- Analyzing the instruction set
- Constructing the datapath
- Datapath with control unit

- CPU performance factors
 - Instruction count, determined by ISA and compiler
 - CPI and cycle time, determined by CPU hardware
- ✓ We will examine the most basic MIPS implementation
 - Single-Cycled CPU
- Simple subset, shows most aspects
 - Memory reference: lw, sw
 - Arithmetic/logical: add, sub, addi, and, or, slt
 - Control transfer: beq

Instruction execution process (general)


- 1. PC -> instruction memory, fetch instruction
- 2. Register numbers -> register file, read registers
- 3. Depending on instruction types
 - 1. Use ALU to calculate
 - 1. Arithmetic result
 - 2. Memory address for load/store
 - 3. Branch target address
 - 2. Access data memory for load/store
- 4. $PC \rightarrow target address or PC + 4$



0xA000 0114	or \$10, \$2, \$7
0xA000 0110	beq \$6, \$7, L1
0xA000 010C	lw \$10, 2(\$7)
0xA000 0108	add \$6, \$7, \$8
0xA000 0104	sub \$1, \$2, \$0
0xA000 0100	add \$1, \$2, \$0


Instruction execution process (general)

- 1. PC -> instruction memory, fetch instruction
- 2. Register numbers -> register file, read registers
- 3. Depending on instruction types
 - 1. Use ALU to calculate
 - 1. Arithmetic result
 - 2. Memory address for load/store
 - 3. Branch target address
 - 2. Access data memory for load/store
- 4. PC -> target address or PC + 4



Instruction execution process (general)


- 1. PC -> instruction memory, fetch instruction
- 2. Register numbers -> register file, read registers
- 3. Depending on instruction types
 - 1. Use ALU to calculate
 - 1. Arithmetic result
 - 2. Memory address for load/store
 - 3. Branch target address
 - 2. Access data memory for load/store
- 4. PC -> target address or PC + 4



Logic Design Basics


- Information encoded in binary
 - Low voltage = 0, High voltage = 1
 - One wire per bit
 - Multi-bit data encoded on multi-wire buses
- Combinational element
 - Operate on data
 - Output is a function of input
- State (sequential) elements
 - Store information

- AND-gate
- ♦ Y = A & B




Multiplexer

•
$$Y = S ? I1 : I0$$




Adder

$$\bullet$$
 Y = A + B





Arithmetic/Logic Unit





Sequential Elements

- Register: stores data in a circuit
 - Uses a clock signal to determine when to update the stored value
 - Rising-Edge-triggered: update when Clk changes from 0 to 1
- Register with write control
 - Only updates on clock edge when write control input is 1
 - Used when stored value is required later










How to design a Processor?

- 1. Analyze the instruction set (datapath requirements) (D)
 - The meaning of each instruction is given by the *register transfers*
 - Datapath must include storage element
 - Datapath must support each register transfer
- 2. Select the set of datapath components and establish clocking methodology (D)
- 3. Assemble datapath meeting the requirements (D)
- 4. Analyze the implementation of each instruction to determine the setting of control points that affect the register transfer (C)
- 5. Assemble the control logic (C)



COMP1047 Systems and Architecture

Today's outline

- Introducing the MIPS CPU design
- Analyzing the instruction set
- Constructing the datapath
- Datapath with control unit


Analyzing the Instruction Set

Our example: A MIPS Subset

- R-Type:
 - ★ add rd, rs, rt
 - ★ sub rd, rs, rt
 - ★ and rd, rs, rt

 - ★ slt rd, rs, rt
- Load/Store:

 - ★ sw rt,rs,imm16
- Imm operand:
 - ★ addi rt,rs,imm16
- Branch:
 - ★ beq rs,rt,imm16



31	26	21	16		
	op	rs	rt	immediate	
	6 bits	5 bits	5 bits	16 bits	

Analyzing the Instruction Set

RTL (Register Transfer Language) gives the <u>semantics</u> of the instructions

```
MEM[ PC ] = op | rs | rt | rd | shamt | funct
                                                                                   0xA000 0114
             = op | rs | rt | Imm16
      or
                                                                                   0xA000 0110
                                                                                   0xA000 010C
                                                                                   0xA000 0108
                                                                                   0xA000 0104
            Register transfers
Inst.
                                                                                   0xA000 0100
            R[rd] \leftarrow R[rs] + R[rt]; PC \leftarrow PC + 4
ADD
            R[rd] \leftarrow R[rs] - R[rt]; PC \leftarrow PC + 4
SUB
            R[rt] \leftarrow MEM[R[rs] + sign_ext(Imm16)]; PC \leftarrow PC + 4
LOAD
           MEM[R[rs] + sign_ext(Imm16)] \leftarrow R[rt]; PC \leftarrow PC + 4
STORE
            R[rt] \leftarrow R[rs] + sign_ext(Imm16)]; PC \leftarrow PC + 4
ADDI
            if (R[rs] == R[rt]) then PC \leftarrow PC + 4 + sign_ext(Imm16)] \mid \mid 00
BEQ
                                else PC \leftarrow PC + 4
```

or \$10, \$2, \$7

beq \$6, \$7, L1

add \$6, \$7, \$8 sub \$1, \$2, \$0

add \$1, \$2, \$0


lw \$10, 2(\$7)


Analyzing the Instruction Set


What hardware are needed?


After checking the register transfers, we can conclude that datapath needs the following hardware:


- Memory
 - store instructions and data
- → Registers (32 x 32)
 - read RS
 - read RT
 - Write RT or RD
- **→** PC
- Extender for zero- or sign-extension
- Calculating values in registers or extended immediate (ALU)
- → Add 4 or extended immediate to PC














COMP1047 Systems and Architecture

Today's outline


- Introducing the MIPS CPU design
- Analyzing the instruction set
- Constructing the datapath
- Datapath with control unit



Sequential components for datapath:

Register:


- Similar to the D Flip Flop except
 - 32-bit input and output
 - Write Enable input
- Write Enable:
 - Negated (0): Data Out will not change
 - Asserted (1): Data Out will become Data In



Sequential components for datapath:

Register file:

- Consists of 32 registers:
 - Two 32-bit output busses: busA and busB
 - One 32-bit input bus: busW
- Register is selected by:
 - RA selects the register to put on busA (data)
 - RB selects the register to put on busB (data)
 - RW selects the register to be written via busW (data) when Write Enable is 1
- Clock input (CLK)
 - The **CLK** input is a factor ONLY during write operation
 - During read, behaves as a combinational circuit




Sequential components for datapath:

Memory:

- One input bus: Data In
- One output bus: Data Out
- Word is selected by:

 - Address selects the word to put on Data Out
 Write Enable = 1: address selects the memory word to be written via the Data In bus
- Clock input (CLK)
 - The **CLK** input is a factor during write and read operations




0xA000 0114	or \$10, \$2, \$7
0xA000 0110	beq \$6, \$7, L1
0xA000 010C	lw \$10, 2(\$7)
0xA000 0108	add \$6, \$7, \$8
0xA000 0104	sub \$1, \$2, \$0
0xA000 0100	add \$1, \$2, \$0

Assembling the datapath

Instruction fetching is divided into two major steps:

- Fetch the instruction: **mem[PC]**
- Update the program counter:
 - Sequential code: PC ← PC + 4
 - Branch and Jump: PC ← "Something else"




0 x A000	0114
0 x A000	0110
0 x A000	010C
0 x A000	0108
0 x A000	0104
0 x A000	0100


00 0114	or \$10, \$2, \$7
00 0110	beq \$6, \$7, L1
00 010C	lw \$10, 2(\$7)
00 0108	add \$6, \$7, \$8
00 0104	sub \$1, \$2, \$0
00 0100	add \$1, \$2, \$0


Assembling the datapath

- Arithmetic/logical operations: R[rd] <- R[rs] op R[rt]</p>
- E.g., R-type instructions: add, sub, and, or, etc.
- RA, RB, RW come from instruction's rs, rt, rd fields
- ALU and RegWrite: control logic after decoding

3	31 26	21	16	11	6	0
	ор	rs	rt	rd	shamt	funct
	6 hits	5 bits	5 hits	5 bits	5 bits	6 hits










Assembling the datapath

oload operations: lw rt, imm16(rs)

R[rt] ← MEM[R[rs] + sign_ext(lmm16)];

31 26	21	16	0
ор	rs	rt	immediate
6 bits	5 bits	5 bits	16 bits






Assembling the datapath

store operations: sw rt, imm16(rs)


MEM[$R[rs] + sign_ext(lmm16)] \leftarrow R[rt];$

31 26	21	16	0
ор	rs	rt	immediate
6 bits	5 hits	5 hits	16 hits



Assembling the datapath


R-Type/Load/Store Datapath



Assembling the datapath


Branch operations: beq rs, rt, imm16

Fetch inst. from memory Calculate branch condition Calculate next inst. Address




Assembling the datapath


Branch operations: beq rs, rt, imm16



A Single-Cycle Datapath



Dataflow during add




COMP1047 Systems and Architecture

Today's outline

- Introducing the MIPS CPU design
- Analyzing the instruction set
- Constructing the datapath
- Datapath with control unit


Control path

Datapath with control unit



Control path

Truth Table of Control Signals (6 Inputs and 9 Outputs)








Summary

- Single cycle datapath => CPI=1, clock cycle time long
- MIPS makes control easier
 - Instructions in the same size
 - Source registers always in the same place
 - Immediates in the same size and location
 - Operations always on registers or immediates
- Not covered in this lecture
 - Designing the control unit
 - J-type instruction
 - Read the corresponding chapters in textbooks for your own curiosity.





Thank you.