Skip to content

Pull requests: gem5/gem5

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort

Pull requests list

arch-arm: Automatically enable stat probe listeners arch-arm The ARM ISA
#2371 opened Jun 12, 2025 by giactra Loading… v25.0
misc: Pre commit clang format example (Option 3?) misc Anything outside of the current labeling categories
#2370 opened Jun 12, 2025 by BobbyRBruce Draft
stdlib: Append resource version to cached resource filename stdlib The gem5 standard library. Code typically found under "src/pythongem5"
#2368 opened Jun 11, 2025 by BobbyRBruce Loading…
sim: Add NumericSignalSourcePort. sim General gem5 Simulation Components
#2353 opened Jun 6, 2025 by dl8sd11 Draft
misc: v25.0.0.0 release notes doc Documentation misc Anything outside of the current labeling categories
#2336 opened Jun 3, 2025 by erin-le Loading…
Release v25.0.0.0 misc Anything outside of the current labeling categories
#2322 opened May 28, 2025 by BobbyRBruce Loading…
Introduce git-clang-format to gem5 with wrapper script (Option 2 of 2) misc Anything outside of the current labeling categories
#2314 opened May 27, 2025 by rjc-arch Loading…
Introduce git-clang-format to gem5 (Simple, Option 1 of 2) misc Anything outside of the current labeling categories
#2313 opened May 27, 2025 by rjc-arch Loading…
cpu-o3: stall fetch from commit when trap event is pending cpu-o3 gem5's Out-Of-Order CPU
#2312 opened May 27, 2025 by saul44203 Loading…
mem-ruby: return early response for software prefetches mem-ruby Ruby caches, structures, and protocols
#2311 opened May 27, 2025 by saul44203 Draft
cpu: Add user and kernel-mode stats cpu General gem5 CPU code (e.g., `BaseCPU`) stats The gem5 statistics code and related infrastructure
#2308 opened May 26, 2025 by cmolder Loading…
Stdlib: Add prebuilt validated RISCV Boards - Rocket and Unleashed stdlib The gem5 standard library. Code typically found under "src/pythongem5"
#2304 opened May 25, 2025 by karnapathak Loading…
cpu:Add gshare branch predictor model cpu General gem5 CPU code (e.g., `BaseCPU`)
#2303 opened May 25, 2025 by karnapathak Loading…
tests: Add processor switching tests tests gem5's Testing Infrastructure
#2301 opened May 24, 2025 by erin-le Loading…
dev: reworks PCI to add a PCI host bridge dev General gem5 development code. Found in "src/dev"
#2298 opened May 23, 2025 by clemdiep Loading…
mem,cpu: Make load-to-use constant when L1D hit cpu-o3 gem5's Out-Of-Order CPU mem General Memory Systems (e.g., XBar, Packet)
#2292 opened May 21, 2025 by pierav Loading…
python: improve error message in SimObject __setattr__ python gem5's Python SimObject wrapping and infrastructure
#2269 opened May 14, 2025 by harry900831 Loading…
util: add dashboard for viewing gem5 simulation progress util Utilities for gem5. Typically found in "util"
#2250 opened May 5, 2025 by erin-le Draft
Dockerfile updates apr 2025 util-docker Docker util files. That found in "utils/docker"
#2244 opened May 4, 2025 by BobbyRBruce Draft
misc: Add useful workspace settings for GitHub and PR extensions misc Anything outside of the current labeling categories
#2228 opened Apr 29, 2025 by BobbyRBruce Loading…
mem: cache bank implementation mem General Memory Systems (e.g., XBar, Packet)
#2198 opened Apr 18, 2025 by amin-mamandi Loading…
misc: PoC Bazel integration misc Anything outside of the current labeling categories
#2172 opened Apr 10, 2025 by hchsiao Draft
stdlib: Add a simulator API to set the exit event handler stdlib The gem5 standard library. Code typically found under "src/pythongem5"
#2156 opened Apr 7, 2025 by pranith Loading…
ProTip! no:milestone will show everything without a milestone.