



Using gem5's GPU Model

Matthew Sinclair

University of Wisconsin-Madison

sinclair@cs.wisc.edu



Disclaimers

- 1. Currently gem5 only supports AMD's GPU ISA
 - The concepts are similar to NVIDIA GPUs
- 2. Currently gem5 only supports GPGPU workloads (no Vulkan, OpenGL support)



Contributors

- AMD Research: Brad Beckmann, Alex Dutu, Tony Gutierrez, Michael LeBeane, Brandon Potter, Sooraj Puthoor, & many more
- <u>UW-Madison</u>: Matthew Sinclair, Vishnu Ramadas, Daniel Kouchekinia, Marco Kurzynski, Jarvis Jia, Anushka Chandrashekar, Gaurav Jain, Charles Jamieson, Jing Li, Kyle Roarty, Mingyuan Xiang, Bobbi Yogatama, & others



Getting Things Setup


• Run this command now before we progress – will take 3-5 minutes to complete

docker pull ghcr.io/gem5/gpu-fs:latest

These commands are also present in /workspaces/2024/materials/04-GPU-model/README.md



Fundamental tradeoff: Programmability vs. Efficiency





Why accelerators?

- Hardware acceleration is everywhere
 - Specialized chips for video/image encode/decoding
 - Machine learning specific accelerators (including autonomous agents)
 - Network accelerators
 - Cryptography
 - Bitcoin mining
 - Genomics
 - Database accelerators
 - ..

You can design efficient hardware for lots of specific problems



What is a programmable accelerator?

- However, these are not generally programmable!
- Many custom accelerators have knobs, configuration registers, etc. ... that allow you to "program" them.
- But you cannot run arbitrary code on them
 - They are not Turing Complete

Today's focus: GPUs that can execute (mostly) arbitrary code



The rise of accelerators


- On the general-purpose front
 - CMOS compute frequency has reached its limits
 - ILP is mostly mined out
 - Branch predictors, caches, memory dependency prediction have done great things
 - However, these are energy-hungry operations
- For the time being, we are still getting more transistors
 - NVIDIA Volta V100: 21B transistors, 120 TFLOPS, 900 GB/s Memory BW
 - Ampere, Hopper, etc. even larger
- Many important workloads are highly parallel
 - Machine learning is one very popular example

The future is in acceleration.



What was a GPU?

- GPU = Graphics Processing Unit
 - Accelerator for raster-based graphics (OpenGL, DirectX, Vulkan)
 - Highly programmable
 - Commodity hardware
 - 100's of ALUs; 10000's of concurrent threads




Highly Parallel Operation

Requires Significant Memory Bandwidth



Why use a GPU for computing?


- GPU uses larger fraction of silicon for computation than CPU.
- At peak performance GPU uses order of magnitude less energy per operation than CPU.





Evolution of GPUs (Today GPUs are Ubiquitous)

- From being used for graphics
- To having a new killer application: Machine Learning
- ... and crypto





Disclaimer: this talk will not teach you how to run crypto in gem5

Today the name GPU is not really meaningful.

Reality: highly parallel, highly programmable vector supercomputers.



Learning Outcomes

- By the end of this class attendees will be able to:
 - Understand the basics of GPU architecture and programming.
 - Understand the basics of how (AMD) GPUs are implemented in gem5.
 - Compile the gem5 GPU model (and describe how and why docker support is provided).
 - Identify what additional resources gem5-resources provides.
 - Run basic GPU tests on the (AMD) GPU model in both SE and FS modes
 - Be able to checkpoint applications and restore from checkpoint in FS mode
 - Be able to offload computation of certain kernels onto CPU in FS mode



Outline

- Background: GPU Architecture & Programming Basics
- Modeling & Using GPUs in gem5
- Running GPU programs in gem5



Exploring Parallelism

Many different definitions/types of parallelism

- Instruction Level Parallelism
 - Different machine instructions in the same thread can execute in parallel
- Task Level Parallelism
 - Higher level tasks can run concurrently
- Bit level Parallelism
 - In VHDL exploit the ability to do level bit-level computation in parallel (i.e. longer words, carry-lookahead adders)
- Data Level Parallelism
 - Identical computation just on different data
 - Single Instruction Multiple Data (SIMD) instructions exploit data parallelism
 - Single Program Multiple Data (SPMD) applications exploit data parallelism

GPUs are designed to exploit DLP




Why Data Parallelism?

- Easy to build efficient hardware to capture it
- The **regularity** in the computation can be exploited to reduce control hardware and make effective use of memory bandwidth



Execution Model






GPUs & Memory

- GPUs optimized for streaming computations
 - Thus, we have a lot of streaming memory accesses
- DRAM: 100's of GPU cycles per memory access
 - How to hide this overhead & keep the GPU busy in the meantime?
- Traditional CPU approaches:
 - Caches → Need spatial/temporal locality
 - Streaming applications have little reuse
 - OOO/Dynamic Scheduling → Need ILP
 - Too power hungry, diminishing returns for GPU applications
 - Multicore/Multithreading/SMT → need independent threads




Multicore/Multithreading/SMT on GPUs


- Group SIMT "threads" together on a GPU "core"
- SIMT threads are grouped together for efficiency
 - Loose analogy: SIMT thread group ≈ one CPU SMT thread
 - Difference: GPU threads are **exposed** to the programmer
- Execute different SIMT thread groups simultaneously
 - On a single GPU "core" per-cycle SIMT thread groups swaps
 - Execute different SIMT thread groups on different GPU "cores"





GPU Component Names





Grid NDRange (Kernel) (Kernel)




Programming GPUs

- Program it with CUDA, HIP, or OpenCL
 - CUDA = Compute Unified Device Architecture
 - NVIDIA's proprietary solution
 - OpenCL = Open <u>Computing Language</u>
 - Open, industrywide standard
 - HIP = <u>H</u>eterogeneous <u>i</u>nterface for <u>p</u>ortability
 - AMD's open solution, its successor to OpenCL
 - OpenCL partially supported inside HIP kernels
 - All: Extensions to C
 - Perform a "shader task" (a snippet of scalar computation) over many elements
 - Internally, GPU uses scatter/gather and vector mask operations
- Other solutions:
 - C++ AMP (Microsoft), OpenACC (extension to OpenMP)



GPGPU Programming Model


CPU "Off-load" parallel kernels to GPU



- Transfer data to GPU memory
- GPU HW spawns threads
- Need to transfer result data back to CPU main memory



GPU Hardware Overview







Compute Unit (CU) – The GPU Core

- Job: run thread blocks/workgroups
 - Contains multiple SIMT units (4 in picture below)
 - Each cycle, schedule one SIMT unit



- Run the threads
- AMD: size N (e.g., 10) wavefront instruction buffer
 - 4 cycles to execute one wavefront
 - Average: fetch and commit 1 wavefront/cycle







Address Coalescing

• 32-64 memory requests issued per memory instruction

Common case:

- All threads in warp/wavefront access same cache block(s)
- If not: divergence

Coalescing:

- Merge many thread's requests into a single cache block request
- Reduces number of in-flight memory requests
- Helpful for reducing bandwidth to DRAM
- Very important for performance let's see an example




Memory Accesses

Pseudo code for contiguous access (coalesced):

```
gpu void add(int *a, int *b, int *c) {
    c[tid] = a[tid] + b[tid];
}

| Instead issue one access
| A[n:n+16*4]
```



Pseudo code for non-contiguous access (divergence):

(hardware overhead to dynamically coalesce memory access... and collect the operands)



SIMT Unit – A GPU Pipeline


- Similar to a wide CPU pipeline, except only fetch 1 instr.
- 16-wide physical ALU specific to the AMD GPU uArch supported by gem5
- 64 KB register state/SIMD unit 4 SIMD units per CU
 - Much bigger (~64X) than CPUs
- Addressing coalescing key to good performance
 - Each thread potentially fetches a different piece of data
 - 64 separate addresses for AMD, 32 for NVIDIA (tradeoffs)





L1 Caches

- Warp/Wavefront: 32 Threads, 32 Load/Store Ports to L1 Cache?
 - Non-starter, even banking doesn't solve the problem...
 - Should 32 cache misses cause 32 requests to memory!?
 - Aside: AMD hardware uses 64 threads per wavefronts
- Common case:
 - All threads in warp/wavefront access same cache block(s) as shown on previous slide
- Addressing coalescing:
 - Dynamically combine addresses generated from each lane
 - Reduces in-flight memory requests, helps DRAM b/w, important





Matrix Core Engines (AMD) / TensorCores (NVIDIA)

Observation:

- Machine learning applications (and some others) can use reduced precision
- Matrix multiplication operations (e.g., FMA) are common

Solution:

Add specialized ALUs to SMs

NVIDIA

Ampere: better sparsity support

Turing: FP16, INT8, INT4

Volta: FP16

AMD

• MI100 – MI300: similar INT/FP support

L1 ICache Constant BRU LO ICache Sub-Core Cache Warp Scheduler 1 Warp Inst/clk Math Dispatch Unit Load/Store/Tex Tensor Core 1 Warp Inst/clk Queue wo 4x4x4 tensor/clk FP32 16/clk 16FFMA/clk Register File (512 x 32Threads x 32bits) MIO Scheduler MIO Datapath 1 warp Inst/clk 64B/clk

Volta SM Sub-Core [Choquette 2018]

Lots of extra FLOPs for apps that can use them



Memory System Optimizations

- GPUs are throughput-oriented processors
 - CPUs are latency-oriented
- Goal:
 - Hide the latency of memory accesses with many in-flight threads
 - Memory system needs must handle lots of overlapping requests
- But what if not enough threads to cover up the latency?



Caches To The Rescue?

• Comparison: Modern CPU and GPU caches

	CPU	GPU
L1 D\$ capacity	64 KB	16 KB
Active threads/work-items sharing L1 D\$	2	2560
L1 D\$ capacity/thread	32 KB	6.4 bytes
Last level cache (LLC) capacity	8 MB	4 MB
Active threads/work-items sharing LLC	16	163840
LLC capacity/thread	0.5 MB	25.6 bytes

GPU caches can't be used in the same way as CPU caches




GPU Caches

- Goal: maximize throughput, not latency (unlike CPUs)
 - Traditionally little temporal locality to exploit
 - Also little spatial locality, since coalescing logic handles most of it
- L1 cache:
 - Coalesce requests to same cache block by different threads
 - Keep around long enough for all threads in warp/wavefront to hit
 - Once
 - Ultimate goal: reduce number of requests sent to DRAM
- L2 cache: DRAM staging buffer + some instruction reuse
 - Ultimate goal: tolerate spikes in DRAM bandwidth
- Use specialized memories (e.g., scratchpad, texture) for any temporal locality




- APU = CPU+GPU have a single, unified address space
- Sidenote: SQC = GPU L1 I\$, TCP = GPU L1 D\$, TCC = unified GPU L2\$






dGPU (Discrete GPU)

- dGPU = CPU and GPU have separate, discrete address spaces
- GPU Virtual Memory (GPUVM), DMA engines (SDMA), PM4 packet processor, host data bypass path, and interrupt handler are added (purple boxes):
- Sidenote: SQC = GPU L1 I\$, TCP = GPU L1 D\$, TCC = unified GPU L2\$





- Background: GPU Architecture & Programming Basics
- Modeling & Using GPUs in gem5
 - What libraries are required?
 - Where is GPU code located?
 - What support is provided?
- Running GPU programs in gem5





AMD's ROCm Stack

- ROCm == Radeon Open Compute
- ROCm stack
 - Runtime layer ROCr
 - Thunk (user-space driver) ROCt
 - Kernel fusion driver (KFD) ROCk (in Linux)
 - MIOpen machine intelligence (ML) library
 - rocBLAS BLAS (e.g., GEMMs) library
 - HIP GPU programming language (roughly: LLVM backend, clang front-end)
 - ...
- In SE mode, gem5 simulates all of these except ROCk, which it emulates through docker
- In FS mode, the disk image contains the entire ROCm stack and gem5 simulates it



- Background: GPU Architecture & Programming Basics
- Modeling & Using GPUs in gem5
 - What libraries are required?
 - Where is GPU code located?
 - What support is provided?
- Running GPU programs in gem5



GPU Model Codebase

- gem5 ← Top-level directory
 - src/
 - arch/amdgpu/
 - vega/ ← Vega ISA
 - gpu-compute/ ← GPU core (CU) model
 - Instruction buffering, Registers, Vector ALUs
 - mem/protocol/ ← Memory model
 - mem/ruby/ ← Memory model
 - L1I cache, L1D cache, L2 cache, directory for APU (all Ruby based)———— Used in FS mode
 - dev/hsa/ ← HSA device models ←
 - dev/amdgpu/ ← ROCr runtime, DMA engine, packet processors, virtual memory etc.
 - configs/
 - example/

 apu_se.py
 - Connects multiple CUs, caches, etc. together to create overall APU model
 - example/gpufs \leftarrow mi200.py, mi300.py, Disjoint_VIPER.py
 - mi200.py, mi300.py connect multiple CUs, caches, together to create overall dGPU model
 - Disjoint_VIPER.py configures the cache hierarchy and interconnects
 - - APU protocol configs




GPU Kernel Execution

- User space SW talks to GPU via ioctl()
 - ROCk (handles ioctl) is emulated in SE mode
 - ROCk is simulated in FS mode
- CP (Command Proc) frontend
 - Two primary components:
 - HSA packet processor (HSAPP)
 - Workgroup dispatcher
- Runtime creates soft HSA queues
 - HSAPP maps them to hardware queues
 - HSAPP schedules active queues
- Runtime creates and enqueues AQL packets
 - Packets include:

More...


- Kernel resource requirements
- Kernel size
- Kernel code object pointer
- dev/hsa/hsa_packet_processor.[hh|cc] dev/hsa/hw_scheduler.[hh|cc]





GPU Kernel Execution (cont.)

- Kernel dispatch is resource limited
 - WGs are scheduled to CUs
- Dispatcher tracks status of inflight/pending kernels
 - If a WG from a kernel cannot be scheduled, it is enqueued until resources become available
 - When all WGs from a task have completed, the dispatcher frees CU resources and notifies the host




dispatcher.[hh|cc]



GPU Execution Pipeline

Pipeline stages

- Fetch: fetch for dispatched WFs fetch_stage.[hh|cc] and fetch_unit.[hh|cc]
- Scoreboard: Check which WFs are ready scoreboard_check_stage.[hh|cc]
- Schedule: Select a WF from the ready pool schedule_stage.[hh|cc]
- Execute: Run WF on execution resource exec_stage. [hh|cc]
- Memory pipeline: Execute (local data store) LDS/global memory operation
 - local_memory_pipeline.[hh|cc]
 - global_memory_pipeline.[hh|cc]
 - scalar_memory_pipeline.[hh|cc]





- Background: GPU Architecture & Programming Basics
- Modeling & Using GPUs in gem5
 - What libraries are required?
 - Where is GPU code located?
 - What support is provided?
- Running GPU programs in gem5



Current Support

- ROCm supported in gem5: ROCm v4.0 (SE), ROCmv6.1 (FS)
- AMD GPU support
 - Vega (gfx900 dGPU, gfx902 APU)
 - MI200 (gfx90a dGPU), MI300 (gfx942 dGPU)
 - MI200/MI300 models tensor cores but use a VEGA-like ISA
 - MI200 is currently better tested than MI300
 - If you want to run application on the VEGA, MI200, or MI300 model in gem5, you need to compile applications for the appropriate gfx9* model
 - Only officially supported gfx9* GPUs can be run in gem5 Full System with real driver
- Standard library: currently not supported use apu_se.py, mi200.py, mi300.py instead
- Currently only supports Ruby
- Strongly encourage new users to use GPUFS
- GPUFS is only supported on Vega/MI300 with dGPU devices



GPU Full System Simulation

- While SE mode simulates an APU, GPU full system mode (GPUFS) simulates application in dGPU
 - Caveat: As of gem5 24.0, X86 KVM CPU and Atomic CPU are supported
 - When using KVM CPU, gem5 host machine must be X86 with KVM support
 - Support for other models is in progress.
- Main GPUFS differences vs. SE mode:
 - ROCk (Linux kernel driver) is simulated instead of emulated
 - GPU DMA engines and packet processors are modeled in GPUFS
 - GPU virtual memory support is available in GPUFS
 - Faster simulation speeds because of simpler CPU models



Creating Portable gem5 Resources

- Docker container
 - Properly installs ROCm software stack for use in SE mode
 - Used for compiling applications for both SE and FS mode



Publicly Available!

- Integrated into gem5 repo: https://github.com/gem5/gem5
- Added bmks & doc. in gem5-resources [Bruce ISPASS '20 Best Paper Nom.]
- Used in continuous integration to ensure GPU support is stable
- Strongly suggest building applications requiring ROCm with docker

Some of our experiments today will assume this docker support

- docker pull ghcr.io/gem5/gcn-gpu:v24-0 ← For running gem5 v24.0 in SE mode
- docker pull ghcr.io/gem5/gpu-fs:latest For compiling applications for gem5 v24.0 in FS mode

Not needed today since the codespace has all the required GPUFS dependencies Might be required later if host system cannot compile GPGPU apps



- Background: GPU Architecture & Programming Basics
- Modeling & Using GPUs in gem5
 - What libraries are required?
 - Where is GPU code located?
 - What support is provided?

Running GPU programs in gem5

- Running in SE mode
- Running in FS mode
- Checkpoint Creating and Restoration
- Running ML workloads in PyTorch in gem5



Running Square

- What is square?
 - Simple vector addition program each thread i does C[i] = A[i] + B[i]
 - Ideally suited to running on a GPU (perfectly parallel)
 - Will not work in codespace for bootcamp (demo only)
- Setup:
 - docker pull ghcr.io/gem5/gcn-gpu:v24-0
 - cd gem5-resources/src/gpu/square
 - docker run --rm -v \${PWD}:\${PWD} -w \${PWD} ghcr.io/gem5/gcn-gpu:v24-0 make
 - cd gem5
 - docker run --volume \$(pwd):\$(pwd) -w \$(pwd) ghcr.io/gem5/gcn-gpu:v24-0 scons build/VEGA_X86/gem5.opt -j <num cores>



Running Square (Cont.)

• Running:

docker run --volume \$(pwd):\$(pwd) -w \$(pwd) ghcr.io/gem5/gcn-gpu:v24-0
gem5/build/VEGA_X86/gem5.opt/gem5/configs/example/apu_se.pv
 version=gfx900 -c gem5-resources/src/gpu/square/bin/square

Path to square binary

3 threads because ROCm uses multiple processes

Base config script for running GPU models (in SE mode)

Should take < 5 minutes to run in gem5



Output Statistics

GPU stats are different from CPU ones – specific counters for GPU

shaderActiveTicks: how long each CU was running this app

```
# Ticks queued in GM pipes ordered response buffer (Unspecified)
system.cpu3.gmToCompleteLatency::overflows
                                                                              # Ticks queued in GM pipes ordered response buffer (Unspecified)
system.cpu3.gmToCompleteLatency::min value
system.cpu3.gmToCompleteLatency::max value
                                                                              # Ticks queued in GM pipes ordered response buffer (Unspecified)
system.cpu3.gmToCompleteLatency::total
                                                                            # Ticks queued in GM pipes ordered response buffer (Unspecified)
system.cpu3.coalsrLineAddresses::bucket size
                                                                                # Number of cache lines for coalesced request (Unspecified)
system.cpu3.coalsrLineAddresses::min bucket
                                                                               # Number of cache lines for coalesced request (Unspecified)
system.cpu3.coalsrLineAddresses::max bucket
                                                                               # Number of cache lines for coalesced request (Unspecified)
system.cpu3.coalsrLineAddresses::samples
                                                31250
                                                                            # Number of cache lines for coalesced request (Unspecified)
                                                                            # Number of cache lines for coalesced request (Unspecified)
system.cpu3.coalsrLineAddresses::mean
system.cpu3.coalsrLineAddresses::stdev
                                                                            # Number of cache lines for coalesced request (Unspecified)
system.cpu3.coalsrLineAddresses::underflows
                                                                         0.00% # Number of cache lines for coalesced request (Unspecified)
system.cpu3.coalsrLineAddresses
                   0.00%
                          100.00%
                                                                                                     100.00%
                                                100.00% # Number of cache lines for coalesced request (Unspecified)
system.cpu3.coalsrLineAddresses::overflows
                                                                      100.00% # Number of cache lines for coalesced request (Unspecified)
                                                                              # Number of cache lines for coalescen
 ystem.cpu3.coalsrLineAddresses::max value
                                                                              # Number of cache lines for coalesced request (Unspecified)
system.cpu3.coalsrLineAddresses::total
                                                                            # Number of cache lines for coalesced request (Unspecified)
                                                31250
system.cpu3.shaderActiveTicks
                                           1151851499
                                                                            # Total ticks that any CU attached to this shader is active (Unspecified
                                               126518
                                                                            # vector instruction source operand
system.cpu3.vectorInstSrcOperand::1
                                                                            # vector instruction source operand distribution (Unspecified)
                                               137288
                                                                            # vector instruction source operand distribution (Unspecified)
system.cpu3.vectorInstSrcOperand::2
system.cpu3.vectorInstSrcOperand::3
                                                                            # vector instruction source operand distribution (Unspecified)
                                               128566
                                                                            # vector instruction destination operand distribution (Unspecified)
system.cpu3.vectorInstDstOperand::0
system.cpu3.vectorInstDstOperand::1
                                               238700
                                                                            # vector instruction destination operand distribution (Unspecified)
system.cpu3.vectorInstDstOperand::2
                                                                            # vector instruction destination operand distribution (Unspecified)
system.cpu3.vectorInstDstOperand::3
                                                                            # vector instruction destination operand distribution (Unspecified)
system.cpu3.CUs0.vALUInsts
                                                62696
                                                                            # Number of vector ALU insts issued. (Unspecified)
                                                                            # The avg. number of vector ALU insts issued per-wavefront. (Unspecified
system.cpu3.CUs0.vALUInstsPerWF
                                           120.569231
system.cpu3.CUs0.sALUInsts
                                                10016
                                                                            # Number of scalar ALU insts issued. (Unspecified)
                                                                            # The avg. number of scalar ALU insts issued per-wavefront. (Unspecified
system.cpu3.CUs0.sALUInstsPerWF
                                            19,261538
system.cpu3.CUs0.instCyclesVALU
                                                62696
                                                                            # Number of cycles needed to execute VALU insts. (Unspecified)
                                                                            # Number of cycles needed to execute SALU insts. (Unspecified)
system.cpu3.CUs0.instCyclesSALU
                                                10016
system.cpu3.CUs0.threadCyclesVALU
                                              4012544
                                                                            # Number of thread cycles used to execute vector ALU ops. Similar to ins
tCyclesVALU but multiplied by the number of active threads. (Unspecified)
system.cpu3.CUs0.vALUUtilization
                                                  100
                                                                            # Percentage of active vector ALU threads in a wave. (Unspecified)
system.cpu3.CUs0.ldsNoFlatInsts
                                                                            # Number of LDS insts issued, not including FLAT accesses that resolve t
o LDS. (Unspecified)
system.cpu3.CUs0.ldsNoFlatInstsPerWF
                                                                            # The avg. number of LDS insts (not including FLAT accesses that resolve
 to LDS) per-wavefront. (Unspecified)
```



Output Statistics (cont.)

- Some other stats unique to GPUs and not available from profiling tools:
 - CU-0's L1 cache misses and hits: system.tcp_cntrl0.L1cache.m_demand_misses and system.tcp_cntrl0.L1cache.m_demand_hits
 - L2 cache misses and hits: system.tcc_cntrl0.L2cache.m_demand_misses and system.tcc_cntrl0.L2cache.m_demand_hits
 - CU-0's LDS bank conflict: system.cpu3.CUs0.ldsBankConflictDist::total
 - Number of coalesced accesses at CU-0's L1: system.l1_coalescer0.coalescedAccesses
 - CU-0's vector ALU utilization: system.cpu3.CUs0.vALUUtilization
 - And many more...



GPU Configuration Parameters

Some parameters used to configure GPUs

```
parser.add_argument(
    "-u",
    "--num-compute-units",
    type=int,
    default=4,
    help="number of GPU compute units",
parser.add argument(
    "--mem-req-latency",
   type=int.
    default=50,
   help="Latency for requests from the cu to ruby.",
parser.add_argument(
    "--mem-resp-latency",
    type=int,
    default=50,
   help="Latency for responses from ruby to the cu.",
```

```
parser.add argument(
    "--vreg-file-size",
    type=int,
    default=2048,
    help="number of physical vector registers per SIMD",
parser.add_argument(
    "--vreg-min-alloc",
    type=int,
    default=4.
    help="Minimum number of registers that can be allocated "
    "from the VRF. The total number of registers will be "
    "aligned to this value.",
parser.add_argument(
    "--sreg-file-size",
    type=int.
    default=2048,
    help="number of physical vector registers per SIMD",
parser.add_argument(
    "--sreg-min-alloc",
    type=int,
    default=4,
    help="Minimum number of registers that can be allocated "
    "from the SRF. The total number of registers will be "
    "aligned to this value.",
```

And many more in

gem5/configs/example/apu se.py

Example command:

```
/usr/local/bin/gem5-vega configs/example/apu_se.py -n 3 -
    c square -num-compute-units=20 [<other options>...]
```



GPU Configuration Parameters (cont.)

```
parser.add argument(
    "--num-tccs".
    type=int.
    default=1,
   help="number of TCC banks in the GPU",
parser.add_argument(
    "--sqc-size", type=str, default="32kB", help="SQC cache size"
parser.add argument(
    "--sqc-assoc", type=int, default=8, help="SQC cache assoc"
parser.add argument(
    "--WB_L2", action="store_true", default=False, help="writeback_L2"
parser.add argument(
    "--TCP_latency"
    type=int,
    default=4,
   help="In combination with the number of banks for the "
    "TCP, this determines how many requests can happen "
    "per cycle (i.e., the bandwidth)",
parser.add_argument(
    "--mandatory_queue_latency",
    type=int.
    default=1.
    help="Hit latency for TCP",
parser.add_argument(
    "--TCC_latency", type=int, default=16, help="TCC latency"
parser.add_argument(
    "--tcc-size", type=str, default="256kB", help="agregate tcc size"
parser.add argument("--tcc-assoc", type=int, default=16, help="tcc assoc")
parser.add argument(
    "--tcp-size", type=str, default="16kB", help="tcp size"
```

```
parser.add argument(
    "--glc-atomic-latency", type=int, default=1, help="GLC Atomic Latency"
parser.add_argument(
    "--atomic-alu-latency", type=int, default=0, help="Atomic ALU Latency"
parser.add_argument(
   "--tcc-num-atomic-alus",
   type=int,
   default=64,
   help="Number of atomic ALUs in the TCC",
parser.add argument(
   "--tcp-num-banks",
   type=int,
   default="16",
   help="Num of banks in L1 cache",
parser.add argument(
    "--tcc-num-banks",
   type=int,
   default="16",
   help="Num of banks in L2 cache",
parser.add argument(
    "--tcc-tag-access-latency",
   type=int.
   default="2",
   help="Tag access latency in L2 cache",
parser.add argument(
    "--tcc-data-access-latency",
   type=int,
   default="8",
   help="Data access latency in L2 cache",
```

And many more in

gem5/configs/ruby/GPU_VIPER.py



- Background: GPU Architecture & Programming Basics
- Modeling & Using GPUs in gem5
 - What libraries are required?
 - Where is GPU code located?
 - What support is provided?

Running GPU programs in gem5

- Running in SE mode
- Running in FS mode
- Checkpoint Creating and Restoration
- Running ML workloads in PyTorch in gem5



Creating GPUFS Resources

- Docker Container
 - Contains an installation of the ROCm software stack
 - Used to **build** applications to run in full system simulations
- Disk Image & Linux Kernel
 - Linux Kernel: https://storage.googleapis.com/dist.gem5.org/dist/v24-0/gpu-fs/kernel/vmlinux-gpu-ml.gz
 - Disk Image: https://storage.googleapis.com/dist.gem5.org/dist/v24-0/gpu-fs/diskimage/x86-ubuntu-gpu-ml.gz
 - Contains a version of Linux and ROCm to be used for Full System simulation
 - Pre-downloaded and present in /workspaces/2024
- Disks can also be created manually for more recent versions



Building Square for GPUFS

- Need a different binary because we will be simulating an MI200 GPU in FS mode
- If m5ops hasn't been built already:
 - cd /workspaces/2024/gem5/util/m5
 - scons build/x86/out/m5
- To build:
 - cd /workspaces/2024/gem5-resources/src/gpu/square
 - cp /workspaces/2024/materials/04-GPU-model/Makefile ./
 - docker run --rm -v /workspaces/2024:/workspaces/2024 -w \${PWD} ghcr.io/gem5/gpu-fs:latest make

These commands are also present in /workspaces/2024/materials/04-GPU-model/README



Running Square in GPUFS

- Running GPUFS does not require docker since all the required libraries are part
 of the disk image. Any library or system call gets simulated in FS mode through
 calls to respective files in disk image
- Command:
 - cd /workspaces/2024
 - /usr/local/bin/gem5-vega_configs/example/gpufs/mi200.py
 --app //gem5-resources/src/gpu/square/bin/square
 --disk-image //x86-ubuntu-gpu-ml-isca /

Note: All files passed to command lines are **inputs** and must be valid This requires that you have built the disk image and kernel

CPU's console output redirected to m5out/system.pc.com 1.device



Compiling MFMA Operations in GPUFS

```
cd /workspaces/2024/
cp -r materials/04-GPU-model/mfma fp32/ gem5-
resources/src/gpu/mfma fp32
cd gem5-resources/src/gpu/mfma fp32
docker run --rm -v /workspaces/2024:/workspaces/2024 -w ${PWD}
ghcr.io/gem5/gpu-fs:latest make
cd /workspaces/2024/
/usr/local/bin/gem5-vega -d mfma-out1
gem5/configs/example/gpufs/mi200.py --kernel ./vmlinux-gpu-ml-
isca --disk-image ./x86-ubuntu-gpu-ml-isca --app ./gem5-
resources/src/gpu/mfma fp32/mfma fp32 32x32x2fp32 --no-kvm-perf
```

• This is running a 32-bit FP MFMA operation using LLVM intrinsics in gem5 GPU



Running MFMA Example in GPUFS

- Let's compare the application with different register allocation schemes!
- Run with simple register allocation:
 - /usr/local/bin/gem5-vega -d mfma-outdyn
 gem5/configs/example/gpufs/mi200.py --reg-alloc-policy=dynamic --kernel
 ./vmlinux-gpu-ml-isca --disk-image ./x86-ubuntu-gpu-ml-isca --app ./gem5resources/src/gpu/mfma_fp32/mfma_fp32_32x32x2fp32 --no-kvm-perf
- Run with dynamic register allocation:
 - /usr/local/bin/gem5-vega -d mfma-outsimple
 gem5/configs/example/gpufs/mi200.py --reg-alloc-policy=simple --kernel
 ./vmlinux-gpu-ml-isca --disk-image ./x86-ubuntu-gpu-ml-isca --app ./gem5resources/src/gpu/mfma_fp32/mfma_fp32_32x32x2fp32 --no-kvm-perf
- Compare stats which is better?
 - Hint: check shaderActiveTicks

Should take ~45 seconds each to run in gem5



- Background: GPU Architecture & Programming Basics
- Modeling & Using GPUs in gem5
 - What libraries are required?
 - Where is GPU code located?
 - What support is provided?

Running GPU programs in gem5

- Running in SE mode
- Running in FS mode
- Checkpoint Creating and Restoration
- Running ML workloads in PyTorch in gem5



Checkpoint Creation and Restoration

- Simulations are very time consuming large scale machine learning applications can take several days to finish
- However, only certain parts of the application are of interest to computer architect
 - A few iterations of the core algorithm might be enough to study the effect of the underlying system on its performance
- In such situations, simulation speed can be significantly improved by checkpointing an application right before a region of interest
 - Later simulations can then resume from this point onwards and save time that would otherwise be spent running uninteresting code



• Checkpointing in square

```
23 include <stdio.h>
                                                                                                                                    Include files for checkpoint creation
  #include <m5_mmap;</pre>
28 #define CHECK(cmd) \
      hipError_t error = cmd;\
      if (error != hipSuccess) { \
       fprintf(stderr, "error: '%s'(%d) at %s:%d\n", hipGetErrorString(error), error,__FILE__, __LINE__); \
      exit(EXIT_FAILURE);\
      }\
35 }
36
37 /*
38 * Square each element in the array A and write to array C.
39 */
40 template <typename T>
41 __global__ void
42 vector_square(T *C_d, const T *A_d, size_t N)
      size_t offset = (hipBlockIdx_x * hipBlockDim_x + hipThreadIdx_x);
45
      size_t stride = hipBlockDim_x * hipGridDim_x ;
      for (size_t i=offset; i<N; i+=stride) {</pre>
          C_d[i] = A_d[i] * A_d[i];
                                                                                                                                          Initialize m5ops variables required
49
50 }
51
                                                                                                                                                              for FS mode
52
53 int main(int argc, char *argv[])
      float *A_h, *C_h;
      size t N = 1000000;
                           zeof(float);
      m5op\_addr = 0xFFFF00
      map_m5_mem();
61
      CHECK(hipGetDeviceProperties(&props, 0/*deviceID*/));
      printf ("info: running on device %s\n", props.name);
      #ifdef HIP PLATFORM HCC
       printf ("info: architecture on AMD GPU device is: %d\n",props.gcnArch);
                                                                                                                                             Create checkpoint at this place
      printf ("info: allocate host and device mem (%6.2f MB)\n", 2*Nbytes/1024.0/1024.0);
      CHECK(hipHostMalloc(&A_h, Nbytes));
      CHECK(hipHostMalloc(&C_h, Nbytes));
      // Fill with Phi + i
70
      for (size_t i=0; i<N; i++)</pre>
71
72
      m5_checkpoint_addr()
       onst unsigned block
      const unsigned threadsPerBlock = 256;
```



- Update the /workspaces/2024/gem5-resouces/src/gpu/square/Makefile with:
 - GEM5_PATH = /workspaces/2024/gem5
 - CXXFLAGS += -I\$(GEM5_PATH)/include
 - CXXFLAGS += -I\$(GEM5_PATH)/util/m5/src
 - LDFLAGS += -I\$(GEM5_PATH)/util/m5/build/x86/out -lm5
- Not required for today's tutorial. We already copied a Makefile with these updates when building square



• To build:

- cd /workspaces/2024
- cp materials/04-GPU-model/square-cpt/square.cpp gem5-resources/src/gpu/square/
- cp materials/04-GPU-model/mi200.py gem5/configs/example/gpufs/
- cd gem5-resources/src/gpu/square
- docker run --rm -v /workspaces/2024:/workspaces/2024 -w \${PWD} ghcr.io/gem5/gpu-fs:latest make clean
- docker run --rm -v /workspaces/2024:/workspaces/2024 -w \${PWD} ghcr.io/gem5/gpu-fs:latest make



• Running:

- cd /workspaces/2024
- /usr/local/bin/gem5-vega gem5/configs/example/gpufs/mi200.py
 --disk-image ./x86-ubuntu-gpu-ml-isca
 --kernel ./vmlinux-gpu-ml-isca
 --app ./gem5-resources/src/gpu/square/bin/square
 --checkpoint-dir=gpuckpt/
- Creates a checkpoint file m5.cpt in gpuckpt/
 - Contains values of all registers, TLB entries, HSA queue states, packet processor states, etc.
 - Also contains a dump of the GPU memory contents and a list of all the addresses that were in the cache when checkpoint was taken
 - Checkpoints can only be taken at kernel boundaries



Checkpoint Restoration

• Running:

- /usr/local/bin/gem5-vega -d restoreckpt
 gem5/configs/example/gpufs/mi200.py
 --disk-image ./x86-ubuntu-gpu-ml-isca
 --kernel ./vmlinux-gpu-ml-isca
 --app ./gem5-resources/src/gpu/square/bin/square
 --restore-dir gpuckpt/
- Restores all the state captured in the checkpoint state and resumes execution from the instruction right after the call to m5_checkpoint_addr().
- Restoration includes mapping the memory dump to GPU's memory and warming up the cache.
- Compare stats files to see difference with restoration
 - m5out/stats.txt version without checkpointing
 - restoreckpt/stats.txt version with checkpointing



- Background: GPU Architecture & Programming Basics
- Modeling & Using GPUs in gem5
 - What libraries are required?
 - Where is GPU code located?
 - What support is provided?

Running GPU programs in gem5

- Running in SE mode
- Running in FS mode
- Checkpoint Creating and Restoration
- Running ML workloads in PyTorch in gem5



Running PyTorch in gem5

- Running with PyTorch uses the *full-system* mode in gem5
- We assume no knowledge of PyTorch here
- We will go through the quickstart guide of PyTorch but running in gem5
 - https://pytorch.org/tutorials/beginner/basics/quickstart_tutorial.html
- The quickstart runs the MNIST workload
- The disk image has been preloaded with datasets for MNIST
- We have provided some modified PyTorch applications for gem5
 - These reduce the number of batches, use fast-forwarding techniques, etc.
 - We will demonstrate two fast-forward techniques: Skip-to-kernel and KVM-based
 - git clone https://github.com/abmerop/gem5-pytorch



General strategies for fast-forwarding PyTorch

KVM-based

- We can run portions on the CPU (using KVM) and other portions on simulated GPU
- Requires modifications to the PyTorch code
- Example: Run training on CPU, move model to GPU, run inference on GPU

Skip-to-kernel

- Useful to simulate specific kernels
- Requires that kernel has no data dependencies
- Most ML workloads don't not necessarily depend on data from previous kernels
- Do not expect to get correct results, but will simulate a kernel



Running full-system mode

- GPUFS does not yet support stdlib which was taught earlier
 - Use the legacy configs instead
- Full-system runs an unmodified software stack including kernel driver
 - Limited to officially supported devices
- In general, a GPUFS command looks as follows for this tutorial:

```
/usr/local/bin/gem5-vega —d pytorch-out gem5/configs/example/gpufs/mi200.py --disk-image x86-ubuntu-gpu-ml-isca --kernel ./vmlinux-gpu-ml-isca --no-kvm-perf --app gem5-pytorch/pytorch_test.py
```


The option provided to --app will be copied from the host into gem5

This command should take 3-5 minutes to run




Interacting with full-system mode

- Interact using a the *m5term* utility
- In util/term/ in the gem5 repository:
 - make
- Connect to gem5 while running
 - Open a new terminal in codespace:



- ./util/term/m5term <port>
- Port is printed in gem5 output and in codespace







PyTorch MNIST example

- Full simulations will take several days
- We provide three examples:
 - Training 1 epoch, 1 batch: gem5-pytorch/MNIST/train_1batch/
 - Inference 1 epoch, 1 batch: gem5-pytorch/MNIST/test_1batch/
 - Training on CPU + Inference on GPU: (Shown below)

```
# Train all batches, one epoch on CPU
epochs = 1
for t in range(epochs):
    print(f"Epoch {t+1}\n-----")
    train(train_dataloader, model, loss_fn, optimizer)

# Copy the CPU trained model to GPU and run 1 batch (gem5_batches == 1)
gpu_model = model.to('cuda')
gpu_loss_fn = loss_fn.to('cuda')
test(test_dataloader, gpu_model, gpu_loss_fn, 'cuda', gem5_batches)
```



PyTorch MNIST example

```
/usr/local/bin/gem5-vega -d mnist-out gem5/configs/example/gpufs/mi200.py --
disk-image ./x86-ubuntu-gpu-ml-isca --kernel ./vmlinux-gpu-ml-isca --no-kvm-perf
--app gem5-pytorch/MNIST/test_1batch/pytorch_qs_mnist.py
```

```
/usr/local/bin/gem5-vega -d mnist-out2 gem5/configs/example/gpufs/mi200.py -- disk-image /tmp/x86-ubuntu-gpu-ml-isca --kernel ./vmlinux-gpu-ml-isca --no-kvm-perf --app gem5-pytorch/MNIST/train_1batch/pytorch_qs_mnist.py
```

```
/usr/local/bin/gem5-vega -d mnist-out3 gem5/configs/example/gpufs/mi200.py -- disk-image /tmp/x86-ubuntu-gpu-ml-isca --kernel ./vmlinux-gpu-ml-isca --no-kvm-perf --app gem5-pytorch/MNIST/kvm-ff/pytorch_qs_mnist.py
```

This command should take 5-10 minutes to run



Adding files to disk image

- Many PyTorch workload require input data or have multiple files
- GPUFS scripts can copy in a single file only
- Mount disk image to copy files in:

```
cd /workspaces/2024/
mkdir mnt
mount -o loop,offset=$((2048*512)) ./x86-ubuntu-gpu-ml-isca mnt
```

Copy nanoGPT into disk image

```
cp -r gem5-pytorch/nanoGPT/nanoGPT-ff/ mnt/root/
```

• Unmount image: umount mnt



PyTorch nanoGPT example

- Forked from https://github.com/karpathy/nanoGPT/
- nanoGPT small enough to generate tokens at reasonable rate in gem5
- Still several days to simulate a full run
- We can fast-forward to kernels of interest using <u>skip-to-kernel</u> feature
- Example:

gem5-vega -d tutorial_nanogpt --debug-flags=GPUCommandProc gem5/configs/example/gpufs/mi200.py --disk-image ./x86-ubuntu-gpu-ml-isca --kernel ./vmlinux-gpu-ml-isca --app gem5-pytorch/nanoGPT/train-ff.sh --skip-until-gpu-kernel=8 --exit-after-gpu-kernel=9 -no-kvm-perf

- Can select arbitrary kernel to skip to
 - Typically, would want to use hardware profiling to find kernel or interest




PyTorch interactive

- We have shown some examples, now you can try your own PyTorch script
- You can run PyTorch interactively using m5term
- In util/term/ in the gem5 repository:
 - make
- Connect to gem5 while running
 - Open a new terminal in codespace:



- ./util/term/m5term <port>
- Port is printed in gem5 output and in codespace



New terminal

Ctrl+Shift+'



Conclusion

- In this session, we went through:
 - A GPU architecture primer
 - gem5's GPU codebase organization and model behavior
 - Current GPU software support in gem5
 - Running GPU applications in SE and FS modes
 - Checkpointing an application and restoring from it later
 - Offloading kernels onto CPU for better simulator performance
 - Leveraging PyTorch features to fast-forward



Citing our Work

- If you use GPUFS for your research, please cite the following paper.
- Simulation Support for Fast and Accurate Large-Scale GPGPU & Accelerator Workloads. Vishnu Ramadas, Matthew Poremba, Bradford Beckmann and Matthew D. Sinclair. In 3rd Open-Source Computer Architecture Research (OSCAR), June 2024.