CprE 288 – Introduction to Embedded Systems ATmega128 Assembly Programming: Translating C Control Statements and Function Calls

Instructors:

Dr. Phillip Jones (Sections F, G, J)

Dr. Zhao Zhang (Sections A, B, C, D, E)

Major Classes of Assembly Instructions

Data Movement

- Move data between registers
- Move data in & out of SRAM
- Different addressing modes

Logic & Arithmetic

- Addition, subtraction, etc.
- AND, OR, bit shift, etc.

Control Flow

- Control which sections of code should be executed (e.g. In C "IF", "CASE", "WHILE", etc.
- Typically the result of Logic & Arithmetic instructions help decided what path to take through the code.

C Control Statements

Recall control statements in C

If statement

if (cond) if-body;

if (cond) if-body else else-body;

C Control Statements

Loop statements:

```
while (cond) loop-body;

do loop-body
while (cond);

for (init-expr; cond-expr; incr-expr)
  loop-body;
```

How to Evaluate a Condition

Evaluate a simple condition:

- 1. Have flags set in SREG
- 2. Branch is **taken** if certain flag or their combination is true

There are two possible outcomes for a branch: **Taken** or **Not Taken**

Example:

```
LDS r24, a
LDS r26, b
CP r24, r26 ; compare a, b and set flags
BRLT endif ; branch if a < b
```

Evaluate Condition

More details:

1. What instructions set flags in SREG?

Data operation: ADD r24, r22

- Test: TST r24

Compare: CP r24, r22

CPI r24, 0x0F

2. Branch condition is evaluated based on the those flags

- May Z, N, V, S, C, H or their complement
- May use a combination of them

Example: How ADD Set Flags

ADD – Add two registers without carry

I	Т	Н	S	V	N	Z	С
_	_	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow

How does ADD affect the flags:

N, Z: Set according to the result of ADD, negative or Zero

V: Set if overflow happens

S: Set if the actual result is negative, $S=N\oplus V$

C: Set if carry happens

H: Set if half carry happens

Example: How ADD Set Flags

What are the flag values?

```
LDI r16, 0x10
LDI r17, 0x20
ADD r17, r16

LDI r16, 0xFF
LDI r17, 0x01
ADD r17, r16
```

TST: Test a value

TST – Test for Zero or Minus

I	Т	Н	S	V	N	Z	С
-	_	_	\Leftrightarrow	0	⇔	⇔	_

TST is a pseudo instruction

TST Rd ⇔ AND Rd, Rd

How does AND set the flags:

N, Z: Set according to the result of AND

V: Always set to 0

S: $S = N \oplus V$ (same as N because V=0)

I, T, H, C: Not affected

Pseudo Instruction

Pseudo instruction is not natively supported by the CPU, and not part of the instruction set

Assembler translates pseudo instructions into native ones before generating the binary code

Conditional Branches

Commonly used branches

BREQ: EQual, signed or unsigned doesn't matter

BRNE: Not Equal, signed or unsigned doesn't matter

BRLT: Less Than, for signed type

BRGE: Greater than or Equal, for signed type

BRLO: LOwer than, for unsigned type

BRSH: Same or Higher than, for unsigned type

Exercises

Exercises: Write a sequence of instructions

Branch to label if a < b, a and b are variables of "signed char" type

Branch to label if a >= b, a and b are variables of "unsigned char" type

Branch to label if a == b, a and b are "char" type variables

Exercises

Exercise: Write a sequence of instructions

1. Branch to label if a < b

```
LDS r24, a
LDS r22, b
CP r24, r22
BRLT label
```

CP and CPC: Compare Multiple Registers

CP: Compare

Syntax: CP Rd, Rr

Operation: Rd-Rr, PC←PC+1

CPC: Compare with Carry

Syntax: CPC Rd, Rr

Operation: Rd-Rr-C, PC←PC+1

CP/CPC is like SUB/SBC but only affect the flags

Exercise

```
extern int a, b;
Branch to label if a < b</pre>
```

```
LDS r24, a
LDS r25, a+1
LDS r22, b
LDS r23, b+1
CP r24, r22
CPC r25, r23
BRLT label
```

Exercise

```
extern unsigned long m, n;
Branch to label if m < n</pre>
```

CPI: Compare with Immediate

CPI: Compare with Immediate

Syntax: CPI Rd, K

Operands: 16≤d≤31, 0≤K≤255

Operations: Rd-K, PC←PC+1

Branch to label if r24 >= 10 (signed type)

CPI r24, 10

BRGE label

Caveat: Instructions with Immediate

Recall all instructions we have learned that use an 8-bit immediate value:

LDI, SUBI, SBCI, ANDI, ORI, CPI, ADIW, SBIW

Constraint for LDI, SUBI, SBCI, ANDI, ORI, CPI

General format: OP Rd, K

Operands: **16≤d≤31**, 0≤K≤255

In other words, they only work on R16-R31

Reason: 4-bit OP, 4-bit d, and 8-bit K

Constraint for ADIW, SBIW


They only work on R24, R26, R28 and R30 (d is 2-bit)

Translate If-Statement


```
if (cond)
if-body;
Example:
 if (ch < 0)
   ch = -ch;
    LDS r24, ch; load ch
    TST r24; test for zero or minus
    BRGE endif
                   ; skip if (ch<0) is false
    NEG r24; ch = -ch
    STS ch, r24; save ch
endif: ...
```

If-Statement: Structure

Control and Data Flow Graph




Linear Code Layout



If-Statement: Structure

```
if (ch < 0)
  ch = -ch;
      LDS r24, ch
      TST r24
      BRGE endif
      NEG r24
      STS ch, r24
endif: ...
```




IF-Else Statement


```
if (cond)
   if-body
 else
   else-body;
Example:
  extern int min, a, b;
  if (a < b)
    min = a;
  else
    min = b;
```

If-Else Statement: Structure

Control and Data Flow Graph



Linear Code Layout



If-Else Statement: Structure

```
; assume a in r25:r24, b in r23:r22
; max in r21: r20
                 r24, r22
     CP
                                      test cond
     CPC
                 r25, r23
                 else
                                     br if cond=F
     BRGE
                 r20, r24
     MOVW
                                       If-body
                 endif
     RJMP
                                       jump
else:
                                      else-body
                 r20, r22
     MOVW
endif:
```

RJMP: Unconditional Branch

RJMP: Relative jump, with a 12-bit relative address

Syntax: RJMP k

Condition: None

Operands: -2K ≤ k < 2K

Operation: PC←PC+k+1

Binary format: 1100 kkkk kkkk kkkk

JMP: Unconditional Branch

JMP – Jump, with a 22-bit absolute address

Syntax: JMP k

Condition: None

Operands: 0 ≤ k < 4M

Operation: PC ← k

Binary:

1001	010k	kkkk	110k
kkkk	kkkk	kkkk	kkkk

Signed Type and Unsigned Type

```
if (a < b) ... else ...
```

a, b are int

CP r24, r22

CPC r25, r23

BRGE else

. . .

a, b are unsigned int

CP r24, r22

CPC r25, r23

BRSH else

• • •

Conditional Branch: Encoding Example

syntax: BRLT k

Condition: $N \oplus V = 1$

N, V: Two's complement's negative and overflow

Operands: -64≤k≤+63

Operation: if true PC←PC+k+1

otherwise PC←PC+1

Binary: 1111 00kk kkkk k100

Caveat: No BRLE and BRGT

Two types of if-conditions are trouble-free

```
if (a >= b) branch if a<b, use BRLT
if (a < b) branch if a≥b, use BRGE</pre>
```

What about

Caveat: No BRLE and BRGT

```
If (a > b), branch if a <= b?

CP r24, r22

CPC r25, r23

BRLE endif

if (a <= b), branch if a > b?

CP r24, r22

CPC r25, r23

BRGT endif
```

Problem: no BRLE and BRGT in AVR assembly!

Caveat: No BRLE and BRGT

What do we do? Swap the registers!

```
If (a > b) ⇔ if (b < a), branch if b>=a

CP

CPC

r22, r24

CPC

BRGE

endif

if (a <= b) ⇔ if (b >= a), branch if b<a

CP

r22, r24

CPC

r23, r25

BRLT

endif
```

Caveat: No Swap within CPI

```
The swap trick doesn't work with CPI

Case 1: if (ch > 10)

\frac{\text{CPI}}{\text{LO}} = \frac{10}{r^2 4}

BRLT endif

Case 2: if (ch <= 10)

\frac{\text{CPI}}{\text{LO}} = \frac{10}{r^2 4}

BRGE endif
```

Caveat: No Swap within CPI

```
We can increment the immediate value Case 1: if (ch > 10) \Leftrightarrow if (ch >= 11), branch if ch<11 CPI r24, 11 BRLT endif Case 2: if (ch <= 10) \Leftrightarrow if (ch < 11), branch if ch\geq11 CPI r24, 11 BRGE endif
```

Complex Condition

```
if (ch >= 0 \&\& ch <= 10)
```

```
r24, ch ; load ch
    LDS
    TST
              r24 : test ch
              else
    BRLT
              r24, 11 ; cmp ch, 11
    CPI
        else
    BRGE
                         ; if-body
else:
                         ; else-body
endif:
```

Recall Lazy Evaluation

Complex Condition

```
if (ch >= 0 | ch <= 10)
```

```
r24, ch; load ch
    LDS
    TST
              r24
                     ; test ch
              if_body
    BRGE
           r24, 11 ; cmp ch, 11
    CPI
           else
    BRGE
if body:
                        ; if-body
else:
                        ; else-body
endif:
```

Another form of Lazy Evaluation

Function Call Convention

What are the issues with function call?

- Pass parameters
- Jump to the callee
- Use local storage in the stack
- Share registers between caller and callee
- Return to the caller
- Get the return value

We will study the AVR-GCC call convention

- It's NOT part of the instruction set architecture
- Must follow it in C/assembly programming or to use gcc library function

Function and Stack

Key data structure: The Stack

- Saves the return address
- Holds local variables
- Pass extra part of parameters and return value (registers are used first in gcc AVR call convention)

Hardware Support

What the processor supports

RCALL, CALL: Function call

RET: Function return

PUSH, POP: Stack operations

Function Call: Example

```
main: ... ; other code

RCALL myfunc ; call myfunc
; return to here

myfunc: ... ; prologue
... ; function body
... ; epilogure
... ; return
```

AVR-GCC Call Convention: Parameters and Return Value

Function parameters

- R25:R24, R23:R22, ..., R9:R8
- All aligned to start in even-numbered register
 i.e. char will take two registers (use the even one)
- A long type uses two pairs
- Extra parameters go to stack

Function return values

- 8-bit in r24 (with r25 cleared to zero), or
- 16-bit in R25:R24, or
- 32-bit in R25-R22, or
- 64-bit in R25-R18

Exercise

```
int a, b, c;
void my_func()
   c = max(a, b);
int max(int a, int b)
  return (a < b) ? b : a;
```

Function Call: Example

```
my func:
                      ; more instructions
                      ; c = max(a, b)
     LDS r24, a ; 1<sup>st</sup> parameter
     LDS r25, a+1;
     LDS r22, b ; 2<sup>nd</sup> parameter
     LDS r23, b+1
     RCALL max
     STS c, r24 ; save return results
     STS c+1, r25
                      ; more instructions
```

Revised 42

Function Call: Example

Function Call and Return

RCALL: Relative Call to Subroutine

RCALL k; k is 12-bit signed value

Operation: PC ← PC+k+1 => Make the jump

STACK ← PC+1 => Save the return PC

 $SP \leftarrow SP-2$

Latency: 3 cycles

CALL: Long Call to Subroutine, 20-bit offset

RCALL can cover 4K-word range (ATmega128 has 64K-word or 128KB programming memory)

Function Call and Return

```
RET: Return from subroutine
```

RET


Operation: PC ← STACK ; Restore return PC

SP ← SP+2 ; from the stack

Latency: 4 cycles

Stack Usage

SP register: Stack Pointer register



Stack Register

```
SP is two I/O registers
```

```
; initialize the SP to the highend of RAM LDI r16, lo8(RAMEND)

OUT SPL, r16

LDI r16, hi8(RAMEND)

OUT SPH, r16
```

The I/O addresses are 0x3D and 0x3E on ATmega128 (to use IN/OUT)

The memory addresses are 0x5D and 0x5E (to use LDS/STS)

PUSH and POP

PUSH: Push register into stack

Syntax: PUSH Rr

Operations: STACK←Rr

SP←SP-1

PC←PC+1

Latency: 2 cycles

PUSH and POP

POP: Push register into stack

Syntax: POP Rr

Operations: Rr←STACK

SP←SP+1

PC←PC+1

Latency: 2 cycles

AVR-GCC Call Convention: Register Usage

How to share registers between caller and callee?

Callee-save/Non-volatile: R2-R17, R28-R29

Caller may use them for free, callee must keep their old values

Caller-save/Volatile: R18-R27, R30-R31

Callee may use them for free, caller must save their old values if needed

Fixed registers

- R0: Temporary register used by gcc (no need to save)
- R1: Should be zero

AVR-GCC Call Convention

R0
R1 (Zero)
R2
R3
R4
R5
R6
R7

R8 (P8)

R9 (P8)

R10 (P7)

R11 (P7)

R12 (P6)

R13 (P6)

R14 (P5)

R15 (P5)

R16 (P4)
R17 (P4, V8)
R18 (P3, V7)
R19 (P3, V6)
R20 (P2, V5)
R21 (P2, V4)
R22 (P1, V3)
R23 (P1, V2)

R24 (P0, V1)

R25 (P0, V0)

R26

R27

R28

R29

R30

R31

Call-saved/Callee-save/Non-volatile

Call-used/Caller-save/Volatile

P: Parameter V: Result

Fixed

Example

```
int add2(int a, int b) {
  return a+b;
int add3(int a, int b, int c) {
  return add2(add2(a, b), c);
}
int main() {
  extern int sum, a, b, c;
  •••
  sum = add3(a, b, c);
```

Example

add2() is a leaf function, not need to use stack if you avoid using callee-save registers

```
add2:

; a=>r25:r24, b=>r23:r22

ADD r24, r22 ; add lower half

ADC r25, r23 ; add upper half

RET
```

```
main()
add3:
    ; a=>r25:r24, b=>r23:r22, c=>r21:r20
    PUSH r21; save c to stack
    PUSH r20
    RCALL add2
                  ; add2(a, b)
    POP r22
                  ; restore c to r23:r22
    POP r23
    RCALL add2
                  ; add2(add2(a,b),c)
    RET
```

Question: Why save c?

How main() calls add3: Assume for some reason, R29:R28 and R31:R30 must be preserved across the function all

```
main:
                    ; save r31:r30
     PUSH r31
     PUSH r30
     LDS r24, a
                    ; load a
     LDS r25, a+1
     LDS r22, b
                    ; load b
     LDS r23, b+1
     LDS r20, c
                    ; load c
     LDS r21, c+1
     RCALL add3
                    ; call add3(a, b, c)
     STS sum, r24; save result to c
     STS sum+1, r25
     POP r30
                    : restore r31:r30
     POP r31
```

Question: Is it necessary to push/pop r29:r28?