CprE 288 – Introduction to Embedded Systems ATmega128 Assembly Programming: Moving Data & Control Flow Instructors: Dr. Phillip Jones (Sections F, G, J) Dr. Zhao Zhang (Sections A, B, C, D, E)

Major Classes of Assembly Instructions

- · Data Movement
 - Move data between registers
 - Move data in & out of SRAM
 - Different addressing modes
- Logic & Arithmetic
 - Addition, subtraction, etc.
 - AND, OR, bit shift, etc.
- Control Flow
 - Control which sections of code should be executed (e.g. In C $^{\rm "IF"}$, "CASE" , "WHILE", etc.
 - Typically the result of Logic & Arithmetic instructions help decided what path to take through the code.

CprE 288, ISU, Fall 2011

Major Classes of Assembly Instructions

· Data Movement

- Move data between registers
- Move data in & out of SRAM
- Different addressing modes
- Logic & Arithmetic
 - Addition, subtraction, etc.
 - AND, OR, bit shift, etc.
- · Control Flow
 - Control which sections of code should be executed (e.g. In C $^{\rm "IF"}, ^{\rm "CASE"}, ^{\rm "WHILE"}, {\rm etc.}$
 - Typically the result of Logic & Arithmetic instructions help decided what path to take through the code.

CprE 288, ISU, Fall 2011


Instructions to move data: Summary

- LDI Rd, K Load Immediate Rd ← K 1 clk
- MOV Rd, Rr Move Between Registers Rd ← Rr 1 clk
- LDS Rd, (k) Load Direct $Rd \leftarrow (k)$ 2 clks
 - Note: There is a ST version for each LD (except for LDI)
- LD Rd, Y Load Indirect $Rd \leftarrow (X)$ 2 clks
- LD Rd, Y+ Load Indirect & Post-Inc. Rd←(X), X← X + 1 2clks
- LDD Rd, Y+q Load Indirect + offset. $Rd \leftarrow (X+q)$ 2 clks

CprE 288, ISU, Fall 2011

LDI Rd, K Load Immediate Rd ← K 1 clk MOV Rd, Rr Move Between Registers Rd ← Rr 1 clk Only need one clock cycle to execute All parameters needed for execution available to ALU **Reference: (doc0856) AVR Instruction Set Manual Pages 3-7

CorE 288, ISU, Fall 2011





MOVW: Copy one register to another Syntax (AVR): MOVW Rd+1:Rd, Rr+1:Rr Syntax (GCC): MOVW Rd, Rr Operands: d=0,2,...,30, r=0,2,...,30 Operations: Rd+1:Rd ← Rr+1:Rr, PC ← PC+1 Example: (AVR) movw r17:16, r1:r0 (GCC) movw r16, r0


```
Copy Register & Copy Register Word
Make R2 = 0x10
  - Recall: Cannot use LDI on R2
        r24, 0x10
                       ; r24 = 0x10
        r2, r24
                       ; r2 = r24
  mov
Make R5:R4 = 0x3020 using three instructions
  ldi
        r24, 0x20
                      ; r24 = 0x20
  ldi
        r25, 0x30
                       ; r25 = 0x30
  movw r4, r24
                       ; r5:r4=r25:r24
```


```
Exercise
int a;
...
a = 0x2030;


11
Cprt 288.NJ, Fall 2011
```














Example: Load Using a Pointer

```
char ch = *str;

How many loads do we have to use?

Steps:
    1. Load the pointer variable str
    2. Load the dereferenced variable *str
    3. Store to ch
```

CprE 288, ISU, Fall 2011

```
char ch = *str;

char ch = *str;

; Use the Z register (Rr1:r30)

lds r30, str    ; Load str, lo8

lds r31, str+1    ; Load str, hi8

ld r24, Z     ; load *str

sts ch, r24    ; store to a

Note: Z is R31:R30
```

CprE 288, ISU, Fall 2011

```
Example: Load Using a Pointer
```

X, Y, Z Registers

```
Three formats for loading indirect using X LD Rd, X X: Unchanged LD Rd, X+ X: Post increment Rd \leftarrow (X), X \leftarrow X+1 LD Rd, -X X: Pre decrement X \leftarrow X-1, Rd \leftarrow (X) Rd can be any of R0-R31 Latency: 2 clks
```

CprE 288, ISU, Fall 2011

X, Y, Z Registers

```
Three formats for storing indirect using X ST X, Rr X: Unchanged ST X+, Rr X: Post increment (X) \leftarrow Rd, X \leftarrow X+1 ST -X, Rr X: Pre decrement X \leftarrow X-1, X \leftarrow X-1, X \leftarrow X-1 Rd Rd can be any of RO-R31 Latency: 2 clks
```

X, Y, Z Registers

```
Four formats using for loading indirect using Y or Z (Z as example)

LD Rd, Z Z: Unchanged


LD Rd, Z+ Z: Post increment


LD Rd, -Z Z: Pre decrement


LDD Rd, Z+q Z: unchanged

Rd can be any of R0-R31
q is from 0 to 63 (6-bit)
```

Four formats for storing indirect using Y and Z (Z as example) ST Z, Rr Z: Unchanged ST Z+, Rr Z: Post increment ST -Z, Rr Z: Pre decrement ST -Z, Rr Z: unchanged Rd can be any of R0-R31 q is from 0 to 63 (6-bit)







```
Array Access
extern int A[], B[];
A[0] = B[0];
First initialize X and Z registers: RegX=A, RegZ=B
  ldi r26,
               108(A)
                          ; RegX = A
  ldi r27,
               hi8(A)
                          ; RegZ = B
  ldi r30,
               108(B)
  ldi r31,
               hi8(B)
Recall, array names are address constants
Note: lo8 and hi8 are gcc assembly macros
```

```
Then, load B[0] and store to A[0]

ld r24, Z+; r25:r24=B[0]

ld r25, Z+;

st X+, r24; A[0]=r25:r24

st X+, r25;

The whole array can be copied if the code continues
```

Major Classes of Assembly Instructions

- · Data Movement
 - Move data between registers
 - Move data in & out of SRAM
 - Different addressing modes

Logic & Arithmetic

- Addition, subtraction, etc.
- AND, OR, bit shift, etc.
- Control Flow
 - Control which sections of code should be executed (e.g. In C "IF", "CASE", "WHILE", etc.
 - Typically the result of Logic & Arithmetic instructions help decided what path to take through the code.

CprE 288, ISU, Fall 2011

Arithmetic Instruction

Overview of arithmetic instructions

Addition: ADD, ADC, ADIW

Subtraction: SUB, SUBI, SBC, SBCI, SBIW

Logic: AND, ANDI, OR, ORI, EOR Compliments: COM, NEG

Register Bit Manipulation: SBR, CBR

Register Manipulation: INC, DEC, TST, CLR, SER

Multiplication1: MUL, MULS, MULSU

Fractional Multiplication1: FMUL, FMULS, FMULSU

Source: AVR Studio 4 and ATmega128: A Beginner's Guide, Page 31 $\,$

CprE 288, ISU, Fall 2011

Arithmetic Instruction

```
int a, b;
...
a = a + b;
```

CprE 288, ISU, Fall 2011

Arithmetic Instruction

```
r18, a
lds
               ; load a
lds
     r19, a+1
lds
     r24, b
               ; load b
lds
     r25, b+1 ;
add
    r24, r18 ; add lower half
adc
    r25, r19 ; add higher half
     a+1, r25 ; store a.byte1
sts
     a, r24
               ; store a.byte0
```

CprE 288, ISU, Fall 2011

Add without Carry

ADD: Add two registers without carry

Syntax: ADD Rd, Rr

Operands: $0 \le d \le 31$, $0 \le r \le 31$ Operations: $Rd \leftarrow Rd + Rr$, $PC \leftarrow PC + 1$

Binary 0000
Format

SREG I T H



11rd

dddd

rrrr

CprE 288, ISU, Fall 2011

Add with Carry

ADC: Add two registers with carry

Syntax: ADC Rd, Rr

Operands: $0 \le d \le 31$, $0 \le r \le 31$

Operations: $Rd \leftarrow Rd+Rr+C$, $PC \leftarrow PC+1$

Binary 0001 11rd dddd rr Format


CprE 288, ISU, Fall 2011


Arithmetic Instruction int a; ... a -= 0x4321;


CprE 288, ISU, Fall 2011

```
Arithmetic Instruction

lds r24, a ; load from a lds r25, a+1 ; subi r24, 0x21 ; sub imm 0x21 sbci r25, 0x43 ; sub imm 0x43 with ; carry sts a+1, r25 ; store a sts a, r24 ;
```





Logical AND with Immediate

ANDI: Logical AND of a register and a constant

Syntax: ANDI Rd, K (16≤r≤31, 0≤K≤255)

SREG TH S V

Example

andi r17,\$0F; Clear upper nibble of r17 andi r18,\$10; Isolate bit 4 in r18 andi r19,\$AA; Clear odd bits of r19

CprE 288, ISU, Fall 2011


MUL: Multiply unsigned two registers Syntax: MUL Rd, Rr Operation: R1:R0 ← Rd × Rr (unsigned) SREG T H S V N Z C Example: mul r5,r4; Multiply unsigned r5 and r4 movw r4,r0; Copy result back in r5:r4

CprE 288, ISU, Fall 2011

Major Classes of Assembly Instructions

- · Data Movement
 - Move data between registers
 - Move data in & out of SRAM
 - Different addressing modes
- · Logic & Arithmetic
 - Addition, subtraction, etc.
 - AND, OR, bit shift, etc.
- Control Flow
 - Control which sections of code should be executed (e.g. In C $^{\rm "IF"}, ^{\rm "CASE"}, ^{\rm "WHILE"}, {\rm etc.}$
 - Typically the result of Logic & Arithmetic instructions help decided what path to take through the code (i.e. they set flags)

CprE 288, ISU, Fall 2011



Summary of Branch Conditions

Table 7: Conditional Branch Summary

Test	Boolean	Mnemonic	Complementary	Boolean	Mnemonic	Comment
Rd > Rr	Z•(N⊕V)=0	BRLT ⁽¹⁾	Rd ≤ Rr	Z+(N⊕V)=1	BRGE [*]	Signed
$Rd \ge Rr$	(N⊕V) = 0	BRGE	Rd < Rr	(N⊕V) = 1	BRLT	Signed
Rd = Rr	Z = 1	BREQ	Rd ≠ Rr	Z = 0	BRNE	Signed
$Rd \le Rr$	Z+(N⊕V)=1	BRGE ⁽¹⁾	Rd > Rr	Z•(N⊕V)=0	BRLT [*]	Signed
Rd < Rr	(N⊕V) = 1	BRLT	Rd ≥ Rr	(N⊕V) = 0	BRGE	Signed
Rd > Rr	C + Z = 0	BRLO ⁽¹⁾	Rd ≤ Rr	C + Z = 1	BRSH	Unsigned
$Rd \ge Rr$	C = 0	BRSH/BRCC	Rd < Rr	C = 1	BRLO/BRCS	Unsigned
Rd = Rr	Z = 1	BREQ	Rd ≠ Rr	Z = 0	BRNE	Unsigned
$Rd \le Rr$	C + Z = 1	BRSH ⁽¹⁾	Rd > Rr	C + Z = 0	BRLO'	Unsigned
Rd < Rr	C = 1	BRLO/BRCS	Rd ≥ Rr	C = 0	BRSH/BRCC	Unsigned
Carry	C = 1	BRCS	No carry	C = 0	BRCC	Simple
Negative	N = 1	BRMI	Positive	N = 0	BRPL	Simple
Overflow	V = 1	BRVS	No overflow	V = 0	BRVC	Simple
Zero	Z = 1	BREQ	Not zero	Z = 0	BRNE	Simple
Note: 1. Interchange Rd and Rr in the operation before the test, i.e., CP Rd,Rr → CP Rr,Rd						

• Reference: (doc0856) AVR Instruction Set Manual

Page 10

CprE 288, ISU, Fall 2011

Control Instruction Examples: IF


```
While/For LOOP

R17 R2 R1

for (i=0; i < 100; i++) X = X+Y;

CLR R17 ; i=0

LOOP: ADD R2, R1 ; X=X+Y

INC R17 ; i=i+1

CPI R17, 100 ; i-100

BRLT LOOP ; branch on: N flag = 1
```

```
While/For LOOP: Can we do better?

R17
for (i=0; i < 100; i++) X = X+Y;

LDI R17, 100 ; i = 100

LOOP: ADD R2, R1 ; X=X+Y

DEC R17 ; i=i-1

BRNE LOOP ; branch on not zero
```

```
Processing an Array
char A[100]; // Assume address is at 0x0200 (X)
for (i=0; i < 100; i++)A[i] = A[i]+1;
                     ; X is R27:R26
     LDI R26, 0x00 ;XL holds LB of address A
     LDI R27, 0x02 ;XH holds MB of address A
     LDI R17, 100 ; i = 100
LOOP: LD R16, X ; A[i]
     INC R16
                     ; A[i]=A[i]+1
      ST X, R16
      ADIW R26, 1
                    ; next A[i]
      DEC R17
                     ;i=i-1
      BRNE LOOP
                     ; branch on not zero
                     CprE 288, ISU, Fall 2011
```

```
Processing an Array
char A[100]; // Assume address is at 0x0200 (X)
for (i=0; i \le 100; i++)A[i] = A[i]+1;
                      ; X is R27:R26
     LDI R26, 0x00
                     ;XL holds LB of address A
                     ;XH holds MB of address A
     LDI R27, 0x02
     LDI R17, 100
                      ; i = 100
LOOP: LD R16, X
                      ; A[i]
      INC R16
                     ; A[i]=A[i]+1
      ST X+, R16
      ADIW R26, 1 ; next A[i]
      DEC R17
                     ;i=i-1
      BRNE LOOP
                     ; branch on not zero
                    CorE 288, ISU, Fall 2011
```

```
Example: String Copy

void strcpy (char *dst, char *src)
{
    char ch;

    do {
        ch = *src++;
        *dst++ = ch;
    } while (ch);
}
```

CprE 288, ISU, Fall 2011 55

ret