

CprE 288 – Introduction to Embedded Systems ATmega128 Assembly Programming: Translating C Control Statements and Function Calls

Instructors:
Dr. Phillip Jones (Sections F, G, J)
Dr. Zhao Zhang (Sections A, B, C, D, E)

1

Major Classes of Assembly Instructions

- Data Movement
 - Move data between registers
 - Move data in & out of SRAM
 - Different addressing modes
- Logic & Arithmetic
 - Addition, subtraction, etc.
 - AND, OR, bit shift, etc.
- **Control Flow**
 - Control which sections of code should be executed (e.g. In C “IF”, “CASE”, “WHILE”, etc.
 - Typically the result of Logic & Arithmetic instructions help decided what path to take through the code.

2

C Control Statements

Recall control statements in C
If statement

```
if (cond) if-body;

if (cond) if-body else else-body;
```

3

C Control Statements

Loop statements:

```
while (cond) loop-body;

do loop-body
while (cond);

for (init-expr; cond-expr; incr-expr)
loop-body;
```

4

How to Evaluate a Condition

Evaluate a simple condition:

1. Have flags set in SREG
2. Branch is **taken** if certain flag or their combination is true

There are two possible outcomes for a branch: **Taken** or **Not Taken**

Example:

```
LDS r24, a
LDS r26, b
CP r24, r26 ; compare a, b and set flags
BRLT endif ; branch if a < b
```

5

Evaluate Condition

More details:

1. What instructions set flags in SREG?

- Data operation: ADD r24, r22
- Test: TST r24
- Compare: CP r24, r22
CPI r24, 0x0F

2. Branch condition is evaluated based on the those flags

- May Z, N, V, S, C, H or their complement
- May use a combination of them

6

Example: How ADD Set Flags

ADD – Add two registers without carry

I	T	H	S	V	N	Z	C
-	-	↔	↔	↔	↔	↔	↔

How does ADD affect the flags:

N, Z: Set according to the result of ADD, negative or Zero

V: Set if overflow happens

S: Set if the actual result is negative, $S=N \oplus V$

C: Set if carry happens

H: Set if half carry happens

7

Example: How ADD Set Flags

What are the flag values?

```
LDI r16, 0x10
LDI r17, 0x20
ADD r17, r16
```

```
LDI r16, 0xFF
LDI r17, 0x01
ADD r17, r16
```

8

TST: Test a value

TST – Test for Zero or Minus

I	T	H	S	V	N	Z	C
-	-	-	↔	0	↔	↔	-

TST is a **pseudo instruction**

TST Rd \Leftrightarrow AND Rd, Rd

How does AND set the flags:

N, Z: Set according to the result of AND

V: Always set to 0

S: $S = N \oplus V$ (same as N because V=0)

I, T, H, C: Not affected

9

Pseudo Instruction

Pseudo instruction is not natively supported by the CPU, and not part of the instruction set

Assembler translates pseudo instructions into native ones before generating the binary code

10

Conditional Branches

Commonly used branches

BREQ: Equal, signed or unsigned **doesn't matter**

BRNE: Not Equal, signed or unsigned **doesn't matter**

BLT: Less Than, for **signed type**

BRGE: Greater than or Equal, for **signed type**

BRLO: Lower than, for **unsigned type**

BRSH: Same or Higher than, for **unsigned type**

Updated

11

Exercises

Exercises: Write a sequence of instructions

Branch to label1 if $a < b$, a and b are variables of "signed char" type

Branch to label1 if $a \geq b$, a and b are variables of "unsigned char" type

Branch to label1 if $a == b$, a and b are "char" type variables

12

Exercises

Exercise: Write a sequence of instructions

1. Branch to label if a < b

```
LDS r24, a
LDS r22, b
CP r24, r22
BRLT label
```

13

CP and CPC: Compare Multiple Registers

CP: Compare

Syntax: CP Rd, Rr

Operation: Rd-Rr, PC←PC+1

CPC: Compare with Carry

Syntax: CPC Rd, Rr

Operation: Rd-Rr-C, PC←PC+1

CP/CPC is like SUB/SBC but only affect the flags

14

Exercise

```
extern int a, b;
Branch to label if a < b
```

```
LDS r24, a
LDS r25, a+1
LDS r22, b
LDS r23, b+1
CP r24, r22
CPC r25, r23
BRLT label
```

15

Exercise

```
extern unsigned long m, n;
Branch to label if m < n
```

16

CPI: Compare with Immediate

CPI: Compare with Immediate

Syntax: CPI Rd, K

Operands: $16 \leq d \leq 31$, $0 \leq K \leq 255$

Operations: Rd-K, PC←PC+1

Branch to label if r24 >= 10 (signed type)

```
CPI r24, 10
BRGE label
```

17

Caveat: Instructions with Immediate

Recall all instructions we have learned that use an 8-bit immediate value:

LDI, SUBI, SBCI, ANDI, ORI, CPI, ADIW, SBIW

Constraint for LDI, SUBI, SBCI, ANDI, ORI, CPI

General format: OP Rd, K

Operands: $16 \leq d \leq 31$, $0 \leq K \leq 255$

In other words, they only work on R16-R31

Reason: 4-bit OP, 4-bit d, and 8-bit K

Constraint for ADIW, SBIW

They only work on R24, R26, R28 and R30 (d is 2-bit)

Updated

18

Translate If-Statement

```
if-body;
```

```
if (ch <
```

```


        LDS r24, ch      ; load ch
        TST r24          ; test for zero or minus
        BRGE endif      ; skip if (ch<0) is false
        NEG r24          ; ch = -ch
        STS ch, r24      ; save ch
endif: ...

```


19

If-Statement: Structure

Control and Data Flow Graph



Linear Code Layout



20

If-Statement: Structure


$$ch = -ch$$

LDS	r24,	ch
TST	r24	

BRGE endif

NEG	r24	
STS	ch.	r24

```
endif: ...
```



21

IF-Else Statement

```
if (cond)
    if-body
else
    else-body;
```


Example:

```
extern int min, a, b;
if (a < b)
    min = a;
else
    min = b;
```


22

If-Else Statement: Structure

Control and Data Flow Graph



Linear Code Layout



23

If-Else Statement: Structure

```
; assume a in r25:r24, b in r23:r22
; max in r21: r20
```

```


CP      r24, r22
CPC     r25, r23
BRGE    else
MOVW    r20, r24
RJMP    endif

```

```

else:
    MOVW    r20, r22
endif:    ...

```



24

RJMP: Unconditional Branch

RJMP: Relative jump, with a 12-bit relative address

Syntax: **RJMP** k

Condition: None

Operands: $-2K \leq k < 2K$

Operation: $PC \leftarrow PC + k + 1$

Binary format:

1100	kkkk	kkkk	kkkk
------	------	------	------

25

JMP: Unconditional Branch

JMP – Jump, with a 22-bit absolute address

Syntax: **JMP** k

Condition: None

Operands: $0 \leq k < 4M$

Operation: $PC \leftarrow k$

Binary:

1001	010k	kkkk	110k
kkkk	kkkk	kkkk	kkkk

26

Signed Type and Unsigned Type

if (a < b) ... else ...

a, b are **int**

CP r24, r22

CPC r25, r23

BRGE else

...

a, b are **unsigned int**

CP r24, r22

CPC r25, r23

BRSH else

...

27

Conditional Branch: Encoding Example

syntax: **BRLT** k

Condition: $N \oplus V = 1$

N, V: Two's complement's negative and overflow

Operands: **-64 ≤ k ≤ +63**

Operation: **if true** $PC \leftarrow PC + k + 1$
otherwise $PC \leftarrow PC + 1$

Binary:

1111	00kk	kkkk	k100
------	------	------	------

28

Caveat: No BRLE and BRGT

Two types of if-conditions are trouble-free

if (a >= b) branch if a < b, use BRLT

if (a < b) branch if a ≥ b, use BRGE

What about

if (a > b) ...

if (a <= b) ...

29

Caveat: No BRLE and BRGT

If (a > b), branch if a <= b?

CP r24, r22

CPC r25, r23

~~BRLE~~ endif

if (a <= b), branch if a > b?

CP r24, r22

CPC r25, r23

~~BRGT~~ endif

Problem: no BRLE and BRGT in AVR assembly!

30

Caveat: No BRLE and BRGT

What do we do? [Swap](#) the registers!

If $(a > b) \Leftrightarrow$ if $(b < a)$, branch if $b \geq a$

```
CP      r22, r24
CPC     r23, r25
BRGE    endif
```

if $(a \leq b) \Leftrightarrow$ if $(b \geq a)$, branch if $b < a$

```
CP      r22, r24
CPC     r23, r25
BRLT    endif
```

31

Caveat: No Swap within CPI

The swap trick doesn't work with CPI

Case 1: if $(ch > 10)$

```
CPI 10, r24
BRLT  endif
```

Case 2: if $(ch \leq 10)$

```
CPI 10, r24
BRGE  endif
```

32

Caveat: No Swap within CPI

We can increment the immediate value

Case 1: if $(ch > 10) \Leftrightarrow$ if $(ch \geq 11)$, branch if $ch < 11$

```
CPI    r24, 11
BRLT   endif
```

Case 2: if $(ch \leq 10) \Leftrightarrow$ if $(ch < 11)$, branch if $ch \geq 11$

```
CPI    r24, 11
BRGE   endif
```

33

Complex Condition

if $(ch \geq 0 \ \&\& \ ch \leq 10)$

```
LDS     r24, ch    ; load ch
TST     r24        ; test ch
BRLT    else
CPI     r24, 11    ; cmp ch, 11
BRGE    else
...
; if-body
else:
...
; else-body
endif:
```

Recall [Lazy Evaluation](#)

34

Complex Condition

if $(ch \geq 0 \ || \ ch \leq 10)$

```
LDS     r24, ch    ; load ch
TST     r24        ; test ch
BRGE    if_body
CPI     r24, 11    ; cmp ch, 11
BRGE    else
if_body:
...
; if-body
else:
...
; else-body
endif:
```

Another form of [Lazy Evaluation](#)

35

Function Call Convention

What are the issues with function call?

- Pass parameters
- Jump to the callee
- Use local storage in the stack
- Share registers between caller and callee
- Return to the caller
- Get the return value

We will study the [AVR-GCC call convention](#)

- It's NOT part of the instruction set architecture
- Must follow it in C/assembly programming or to use gcc library function

36

Function and Stack

Key data structure: The Stack

- Saves the return address
- Holds local variables
- Pass extra part of parameters and return value (registers are used first in gcc AVR call convention)

37

Hardware Support

What the processor supports

RCALL, CALL: Function call

RET: Function return

PUSH, POP: Stack operations

38

Function Call: Example

```
main: ...                ; other code
                RCALL myfunc ; call myfunc
                                ; return to here

myfunc: ...
        ...                ; prologue
        ...                ; function body
        ...                ; epilogue
        RET                 ; return
```

39

AVR-GCC Call Convention: Parameters and Return Value

Function parameters

- R25:R24, R23:R22, ..., R9:R8
- All aligned to start in even-numbered register i.e. **char will take two registers** (use the even one)
- A long type uses two pairs
- Extra parameters go to stack

Function return values

- 8-bit in r24 (with r25 cleared to zero), or
- 16-bit in R25:R24, or
- 32-bit in R25:R22, or
- 64-bit in R25-R18

40

Exercise

```
int a, b, c;

void my_func()
{
    ...
    c = max(a, b);
    ...
}

int max(int a, int b)
{
    return (a < b) ? b : a;
}
```

41

Function Call: Example

```
my_func:
    ...                ; more instructions

    ; c = max(a, b)
    LDS r24, a          ; 1st parameter
    LDS r25, a+1        ;
    LDS r22, b          ; 2nd parameter
    LDS r23, b+1        ;
    RCALL max
    STS c, r24          ; save return results
    STS c+1, r25
    ...                ; more instructions
```

Revised

42

Function Call: Example

```
max:
    ; a=>r24, b=>r22, return value in r24
    CP   r24, r22 ; compare a, b
    CPC  r25, r23
    BRGE endif    ; branch if a>=b
    MOV  r24, r22 ; move b to r24
endif:
    RET
```

43

Function Call and Return

RCALL: Relative Call to Subroutine

RCALL k ; k is 12-bit signed value

Operation: $PC \leftarrow PC+k+1 \Rightarrow$ Make the jump

$STACK \leftarrow PC+1 \Rightarrow$ Save the return PC

$SP \leftarrow SP-2$

Latency: 3 cycles

CALL: Long Call to Subroutine, 20-bit offset

RCALL can cover 4K-word range (ATmega128 has 64K-word or 128KB programming memory)

44

Function Call and Return

RET: Return from subroutine

RET

Operation: $PC \leftarrow STACK$; Restore return PC


$SP \leftarrow SP+2$; from the stack

Latency: 4 cycles

45

Stack Usage

SP register: Stack Pointer register



46

Stack Register

SP is two I/O registers

; initialize the SP to the highend of RAM

```
LDI    r16, lo8(RAMEND)
```

```
OUT    SPL, r16
```

```
LDI    r16, hi8(RAMEND)
```

```
OUT    SPH, r16
```

The I/O addresses are 0x3D and 0x3E on ATmega128 (to use IN/OUT)

The memory addresses are 0x5D and 0x5E (to use LDS/STS)

47

PUSH and POP

PUSH: Push register into stack

Syntax: PUSH Rr

Operations: $STACK \leftarrow Rr$

$SP \leftarrow SP-1$

$PC \leftarrow PC+1$

Latency: 2 cycles

48

PUSH and POP

POP: Push register into stack

Syntax: POP Rr

Operations: Rr ← STACK
 SP ← SP + 1
 PC ← PC + 1

Latency: 2 cycles

43

AVR-GCC Call Convention: Register Usage

How to share registers between caller and callee?

Callee-save/Non-volatile: R2-R17, R28-R29

Caller may use them for free, callee must keep their old values

Caller-save/Volatile: R18-R27, R30-R31


Callee may use them for free, caller must save their old values if needed

Fixed registers

- R0: Temporary register used by gcc (no need to save)
- R1: Should be zero

50

AVR-GCC Call Convention



51

Example

```
int add2(int a, int b) {
    return a+b;
}

int add3(int a, int b, int c) {
    return add2(add2(a, b), c);
}

int main() {
    extern int sum, a, b, c;
    ...
    sum = add3(a, b, c);
    ...
}
```

52

Example

add2() is a leaf function, not need to use stack if you avoid using callee-save registers

```
add2:
    ; a=>r25:r24, b=>r23:r22
    ADD r24, r22 ; add lower half
    ADC r25, r23 ; add upper half
    RET
```

53

```
main()

add3:
    ; a=>r25:r24, b=>r23:r22, c=>r21:r20
    PUSH r21 ; save c to stack
    PUSH r20
    RCALL add2 ; add2(a, b)
    POP r22 ; restore c to r23:r22
    POP r23
    RCALL add2 ; add2(add2(a,b),c)
    RET
```

Question: Why save c?

54

How main() calls add3: Assume for some reason, R29:R28 and R31:R30 must be preserved across the function call

```
main:
    PUSH r31      ; save r31:r30
    PUSH r30
    LDS  r24, a   ; load a
    LDS  r25, a+1
    LDS  r22, b   ; load b
    LDS  r23, b+1
    LDS  r20, c   ; load c
    LDS  r21, c+1
    RCALL add3    ; call add3(a, b, c)
    STS  sum, r24  ; save result to c
    STS  sum+1, r25
    POP  r30      ; restore r31:r30
    POP  r31
```

Question: Is it necessary to push/pop r29:r28?

SS