# Signal Processing Engine (SPE) Programming Environments Manual:

A Supplement to the EREF

SPEPEM Rev. 0 01/2008



#### How to Reach Us:

#### **Home Page:**

www.freescale.com

#### Web Support:

http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or
+1-480-768-2130
www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor
Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
+1-800 441-2447 or
+1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor
@ hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. The PowerPC name is a trademark of IBM Corp. and is used under license. IEEE 754 is a registered trademark of the Institute of Electrical and Electronics Engineers, Inc. (IEEE). This product is not endorsed or approved by the IEEE. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2008. Printed in the United States of America. All rights reserved.





Document Number: SPEPEM

Rev. 0, 01/2008

Paragraph Number	Title	Page Number
	About This Book	
	Chapter 1 Overview	
1.1	Overview	
1.2	Register Model	
1.2.1	SPE Instructions	
1.2.1.1	Embedded Vector and Scalar Floating-Point Instructions	
1.3	SPE and Embedded Floating-Point Exceptions and Interrupts	1-6
	Chapter 2 SPE Register Model	
2.1	Overview	2-1
2.2	Register Model	2-1
2.2.1	General-Purpose Registers (GPRs)	2-3
2.2.2	Accumulator Register (ACC)	2-4
2.2.3	Signal Processing Embedded Floating-Point Status and	
	Control Register (SPEFSCR)	
2.2.3.1	Interrupt Vector Offset Registers (IVORs)	
2.2.3.2	Exception Bit in the Exception Syndrome Register (ESR)	
2.2.3.3	Condition Register (CR)	
2.2.3.4	SPE Available Bit in the Machine State Register (MSR)	2-9
	Chapter 3	
	SPE and Embedded Floating-Point Instruction Model	
3.1	Overview	3-1
3.2	SPE Instruction Set	
3.2.1	SPE Data Formats	
3.2.1.1	Integer Format	
3.2.1.2	Fractional Format	
3.2.2	Computational Operations	
3.2.2.1	Data Formats and Register Usage	
3.2.2.1.1	Signed Fractions	
3.2.2.1.2	SPE Integer and Fractional Operations	
3.2.2.1.3	SPE Instructions	
3.2.3	SPE Simplified Mnemonics	
3.3	Embedded Floating-Point Instruction Set	
3.3.1	Embedded Floating-Point Operations	3-12
	Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0	

Freescale Semiconductor

Paragraph Number	Title	Page Number
3.3.1.1	Operational Modes	3-12
3.3.1.2	Floating-Point Data Formats	
3.3.1.3	Overflow and Underflow	
3.3.1.4	IEEE Std 754 <sup>TM</sup> Compliance	3-14
3.3.1.5	Sticky Bit Handling for Exception Conditions	
3.3.1.6	Implementation Options Summary	
3.3.1.7	Saturation, Shift, and Bit Reverse Models	3-15
3.3.1.7.1	Saturation	3-16
3.3.1.7.2	Shift Left	3-16
3.3.1.7.3	Bit Reverse	3-16
3.3.2	Embedded Vector and Scalar Floating-Point Instructions	3-16
3.3.3	Load/Store Instructions	3-18
3.3.3.1	Floating-Point Conversion Models	3-18
	Chapter 4	
	SPE/Embedded Floating-Point Interrupt Model	
4.1	Overview	
4.2	SPE Interrupts	
4.2.1	Interrupt-Related Registers	
4.2.2	Alignment Interrupt	
4.2.3	SPE/Embedded Floating-Point Unavailable Interrupt	
4.2.4	SPE Embedded Floating-Point Interrupts	
4.2.4.1	Embedded Floating-Point Data Interrupt	
4.2.4.2	Embedded Floating-Point Round Interrupt	
4.3	Interrupt Priorities	
4.4	Exception Conditions	
4.4.1	Floating-Point Exception Conditions	
4.4.1.1	Denormalized Values on Input	
4.4.1.2	Embedded Floating-Point Overflow and Underflow	
4.4.1.3	Embedded Floating-Point Invalid Operation/Input Errors	
4.4.1.4	Embedded Floating-Point Round (Inexact)	
4.4.1.5	Embedded Floating-Point Divide by Zero	
4.4.1.6	Default Results	4-6
	Chapter 5	
	Instruction Set	
5.1	Notation	
5.2	Instruction Fields	
5.3	Description of Instruction Operations	5-2
	Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0	

Paragraph Number	Title	Page Number
number	ritte	Number
5.3.1	SPE Saturation and Bit-Reverse Models	5-4
5.3.1.1	Saturation	5-4
5.3.1.2	Bit Reverse	5-5
5.3.2	Embedded Floating-Point Conversion Models	5-5
5.3.2.1	Common Embedded Floating-Point Functions	5-6
5.3.2.1.1	32-Bit NaN or Infinity Test	5-6
5.3.2.1.2	Signal Floating-Point Error	5-6
5.3.2.1.3	Round a 32-Bit Value	5-6
5.3.2.1.4	Round a 64-Bit Value	5-7
5.3.2.2	Convert from Single-Precision Floating-Point to Integer Word with Sat	uration 5-7
5.3.2.3	Convert from Double-Precision Floating-Point to Integer Word with Sa	turation 5-9
5.3.2.4	Convert from Double-Precision Floating-Point to Integer Double	
	Word with Saturation	5-10
5.3.2.5	Convert to Single-Precision Floating-Point from Integer Word with Sat	uration 5-11
5.3.2.6	Convert to Double-Precision Floating-Point from Integer Word with Sa	turation. 5-12
5.3.2.7	Convert to Double-Precision Floating-Point from Integer Double	
	Word with Saturation	5-13
5.3.3	Integer Saturation Models	5-14
5.3.4	Embedded Floating-Point Results	5-14
5.4	Instruction Set	5-15
	Appendix A	
	Embedded Floating-Point Results Summary	
	Appendix B	
	SPE and Embedded Floating-Point Opcode Listings	
B.1	Instructions (Binary) by Mnemonic	
B.2	Instructions (Decimal and Hexadecimal) by Opcode	
B.3	Instructions by Form	B-16

Paragraph Page Number Title Number

vi Freescale Semiconductor

Figure Number	Title	Page Number
1-1	SPE Register Model	
1-2	Two-Element Vector Operations	
2-1	SPE Register Model	
2-2	Integer, Fractional, and Floating-Point Data Formats and GPR Usage	
2-3	32- and 64-Bit Register Elements and Bit-Numbering Conventions	
2-4	General Purpose Registers (GPR0–GRP31)	2-4
2-5	Accumulator (ACC)	2-4
2-6	Signal Processing and Embedded Floating-Point Status and Control Register (SPEFSCR)	2-5
3-1	Two-Element Vector Operations	
3-2	Integer and Fractional Operations	
3-3	Floating-Point Data Format	
4-1	SPE Interrupt-Related Registers	4-1
5-1	Instruction Description	
5-2	Vector Absolute Value (evabs)	5-68
5-3	Vector Add Immediate Word (evaddiw)	5-69
0-1	Vector Add Signed, Modulo, Integer to Accumulator Word (evaddsmiaaw)	5-70
5-4	Vector Add Signed, Saturate, Integer to Accumulator Word (evaddssiaaw)	5-71
5-5	Vector Add Unsigned, Modulo, Integer to Accumulator Word (evaddumiaaw)	5-72
5-6	Vector Add Unsigned, Saturate, Integer to Accumulator Word (evaddusiaaw)	5-73
5-7	Vector Add Word (evaddw)	5-74
5-8	Vector AND (evand)	5-75
5-9	Vector AND with Complement (evandc)	5-76
5-10	Vector Compare Equal (evcmpeq)	5-77
5-11	Vector Compare Greater Than Signed (evcmpgts)	5-78
5-12	Vector Compare Greater Than Unsigned (evcmpgtu)	5-79
5-13	Vector Compare Less Than Signed (evcmplts)	5-80
5-14	Vector Compare Less Than Unsigned (evcmpltu)	5-81
5-15	Vector Count Leading Signed Bits Word (eventlsw)	5-82
5-16	Vector Count Leading Zeros Word (eventlzw)	5-83
5-17	Vector Divide Word Signed (evdivws)	
5-18	Vector Divide Word Unsigned (evdivwu)	5-85
5-19	Vector Equivalent (eveqv)	
5-20	Vector Extend Sign Byte (evextsb)	
5-21	Vector Extend Sign Half Word (evextsh)	
5-22	evldd Results in Big- and Little-Endian Modes	
5-23	evlddx Results in Big- and Little-Endian Modes	
5-24	evldh Results in Big- and Little-Endian Modes	
5-25	evldhx Results in Big- and Little-Endian Modes	
5-26	evldw Results in Big- and Little-Endian Modes	
5-27	evldwx Results in Big- and Little-Endian Modes	5-117
	Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0	

Figure		Page
Number	Title	Number
5-28	evlhhesplat Results in Big- and Little-Endian Modes	5-118
5-29	evlhhesplatx Results in Big- and Little-Endian Modes	5-119
5-30	evlhhossplat Results in Big- and Little-Endian Modes	5-120
5-31	evlhhossplatx Results in Big- and Little-Endian Modes	5-121
5-32	evlhhousplat Results in Big- and Little-Endian Modes	5-122
5-33	evlhhousplatx Results in Big- and Little-Endian Modes	5-123
5-34	evlwhe Results in Big- and Little-Endian Modes	
5-35	evlwhex Results in Big- and Little-Endian Modes	
5-36	evlwhos Results in Big- and Little-Endian Modes	5-126
5-37	evlwhosx Results in Big- and Little-Endian Modes	5-127
5-38	evlwhou Results in Big- and Little-Endian Modes	
5-39	evlwhoux Results in Big- and Little-Endian Modes	
5-40	evlwhsplat Results in Big- and Little-Endian Modes	
5-41	evlwhsplatx Results in Big- and Little-Endian Modes	
5-42	evlwwsplat Results in Big- and Little-Endian Modes	
5-43	evlwwsplatx Results in Big- and Little-Endian Modes	
5-44	High Order Element Merging (evmergehi)	
5-45	High Order Element Merging (evmergehilo)	
5-46	Low Order Element Merging (evmergelo)	
5-47	Low Order Element Merging (evmergelohi)	
5-48	evmhegsmfaa (Even Form)	
5-49	evmhegsmfan (Even Form)	
5-50	evmhegsmiaa (Even Form)	
5-51	evmhegsmian (Even Form)	
5-52	evmhegumiaa (Even Form)	
5-53	evmhegumian (Even Form)	
5-54	Even Multiply of Two Signed Modulo Fractional	
	Elements (to Accumulator) ( <b>evmhesmf</b> )	5-144
5-55	Even Form of Vector Half-Word Multiply (evmhesmfaaw)	
5-56	Even Form of Vector Half-Word Multiply (evmhesmfanw)	
5-57	Even Form for Vector Multiply (to Accumulator) ( <b>evmhesmi</b> )	
5-58	Even Form of Vector Half-Word Multiply (evmhesmiaaw)	
5-59	Even Form of Vector Half-Word Multiply (evmhesmianw)	
5-60	Even Multiply of Two Signed Saturate Fractional	
	Elements (to Accumulator) ( <b>evmhessf</b> )	5-150
5-61	Even Form of Vector Half-Word Multiply (evmhessfaaw)	
5-62	Even Form of Vector Half-Word Multiply (evmhessfanw)	
5-63	Even Form of Vector Half-Word Multiply (evmhessiaaw)	
5-64	Even Form of Vector Half-Word Multiply (evmhessianw)	
5-65	Vector Multiply Half Words, Even, Unsigned, Modulo,	101
- 00	Integer (to Accumulator) ( <b>evmheumi</b> )	5-155
		100

Figure Number	Title	Page Number
5-66	Even Form of Vector Half-Word Multiply (evmheumiaaw)	
5-67	Even Form of Vector Half-Word Multiply (evmheumianw)	5-157
5-68	Even Form of Vector Half-Word Multiply (evmheusiaaw)	5-158
5-69	Even Form of Vector Half-Word Multiply (evmheusianw)	5-159
5-70	evmhogsmfaa (Odd Form)	5-160
5-71	evmhogsmfan (Odd Form)	5-161
5-72	evmhogsmiaa (Odd Form)	
5-73	evmhogsmian (Odd Form)	
5-74	evmhogumiaa (Odd Form)	
5-75	evmhogumian (Odd Form)	5-165
5-76	Vector Multiply Half Words, Odd, Signed, Modulo,	
	Fractional (to Accumulator) (evmhosmf)	
5-77	Odd Form of Vector Half-Word Multiply (evmhosmfaaw)	
5-78	Odd Form of Vector Half-Word Multiply (evmhosmfanw)	5-168
5-79	Vector Multiply Half Words, Odd, Signed, Modulo,	
	Integer (to Accumulator) (evmhosmi)	
5-80	Odd Form of Vector Half-Word Multiply (evmhosmiaaw)	
5-81	Odd Form of Vector Half-Word Multiply (evmhosmianw)	5-171
5-82	Vector Multiply Half Words, Odd, Signed, Saturate,	
	Fractional (to Accumulator) (evmhossf)	
5-83	Odd Form of Vector Half-Word Multiply (evmhossfaaw)	
5-84	Odd Form of Vector Half-Word Multiply (evmhossfanw)	
5-85	Odd Form of Vector Half-Word Multiply (evmhossiaaw)	
5-86	Odd Form of Vector Half-Word Multiply (evmhossianw)	5-177
5-87	Vector Multiply Half Words, Odd, Unsigned, Modulo,	5 1 <b>7</b> 0
<b>5</b> 00	Integer (to Accumulator) (evmhoumi)	
5-88	Odd Form of Vector Half-Word Multiply (evmhoumiaaw)	
5-89	Odd Form of Vector Half-Word Multiply (evmhoumianw)	
5-90	Odd Form of Vector Half-Word Multiply (evmhousiaaw)	
5-91 5-02	Odd Form of Vector Half-Word Multiply (evmhousianw)	
5-92 5-93	Initialize Accumulator (evmra)	3-163
3-93	Vector Multiply Word High Signed, Modulo,  Exectional (to Accumulator) (cymyrhymf)	5 101
5-94	Fractional (to Accumulator) ( <b>evmwhsmf</b> )	J-104
J-9 <del>4</del>	Integer (to Accumulator) (evmwhsm)	5 105
5-95	Vector Multiply Word High Signed, Saturate,	3-103
3-93	Fractional (to Accumulator) (evmwhssf)	5 197
5-96	Vector Multiply Word High Unsigned, Modulo,	J-10/
3-90	Integer (to Accumulator) (evmwhumi)	5 199
5-97	Vector Multiply Word Low Signed, Modulo, Integer and	
J-71	Accumulate in Words (evmwlsmiaaw)	5-189
	1 commune in 110100 (CTIETEDINIUM)	
	Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0	)

Figure Number	Title	Page Number
		Number
5-98	Vector Multiply Word Low Signed, Modulo, Integer and	<b>5</b> 100
<b>5</b> 00	Accumulate Negative in Words (evmwlsmianw)	5-190
5-99	Vector Multiply Word Low Signed, Saturate, Integer and	5 100
<b>5</b> 100	Accumulate in Words (evmwlssiaaw)	5-192
5-100	Vector Multiply Word Low Signed, Saturate, Integer and	5 102
5 101	Accumulate Negative in Words (evmwlssianw	
5-101	Vector Multiply Word Low Unsigned, Modulo, Integer (evmwlumi)	5-194
5-102	Vector Multiply Word Low Unsigned, Modulo, Integer and	5 105
5-103	Accumulate in Words ( <b>evmwlumiaaw</b> )	3-193
J-103	Accumulate Negative in Words ( <b>evmwlumianw</b> )	5 106
5-104	Vector Multiply Word Low Unsigned, Saturate, Integer and	
J-10 <del>4</del>	Accumulate in Words (evmwlusiaaw)	5_107
5-105	Vector Multiply Word Low Unsigned, Saturate, Integer and	
J-10J	Accumulate Negative in Words ( <b>evmwlusianw</b> )	5_108
5-106	Vector Multiply Word Signed, Modulo,	
J-100	Fractional (to Accumulator) ( <b>evmwsmf</b> )	5_199
5-107	Vector Multiply Word Signed, Modulo, Fractional and	
J-107	Accumulate (evmwsmfaa)	5-200
5-108	Vector Multiply Word Signed, Modulo, Fractional and	
3 100	Accumulate Negative (evmwsmfan)	5-201
5-109	Vector Multiply Word Signed, Modulo,	
5 10)	Integer (to Accumulator) (evmwsmi)	5-202
5-110	Vector Multiply Word Signed, Modulo, Integer and	
5 110	Accumulate (evmwsmiaa)	5-203
5-111	Vector Multiply Word Signed, Modulo, Integer and	2 202
5 111	Accumulate Negative (evmwsmian)	5-204
5-112	Vector Multiply Word Signed, Saturate,	
U 11 <b>2</b>	Fractional (to Accumulator) ( <b>evmwssf</b> )	5-205
5-113	Vector Multiply Word Signed, Saturate, Fractional, and	
0 110	Accumulate (evmwssfaa)	5-206
5-114	Vector Multiply Word Signed, Saturate, Fractional and	2 200
0 11 1	Accumulate Negative (evmwssfan)	5-207
5-115	Vector Multiply Word Unsigned, Modulo,	= 97
	Integer (to Accumulator) (evmwumi).	5-208
5-116	Vector Multiply Word Unsigned, Modulo, Integer and	
	Accumulate (evmwumiaa)	5-209
5-117	Vector Multiply Word Unsigned, Modulo, Integer and	
	Accumulate Negative ( <b>evmwumian</b> )	5-210
5-118	Vector NAND (evnand)	
5-119	Vector Negate (evneg)	

Figure Number	Title	Page
	Title	Number
5-120	Vector NOR (evnor)	
5-121	Vector OR (evor)	
5-122	Vector OR with Complement (evorc)	
5-123	Vector Rotate Left Word (evrlw)	
5-124	Vector Rotate Left Word Immediate (evrlwi)	
5-125	Vector Round Word (evrndw)	
5-126	Vector Select (evsel)	5-219
5-127	Vector Shift Left Word (evslw)	
5-128	Vector Shift Left Word Immediate (evslwi)	5-221
5-129	Vector Splat Fractional Immediate (evsplatfi)	5-222
5-130	evsplati Sign Extend	5-223
5-131	Vector Shift Right Word Immediate Signed (evsrwis)	5-224
5-132	Vector Shift Right Word Immediate Unsigned (evsrwiu)	5-225
5-133	Vector Shift Right Word Signed (evsrws)	5-226
5-134	Vector Shift Right Word Unsigned (evsrwu)	5-227
5-135	evstdd Results in Big- and Little-Endian Modes	5-228
5-136	evstddx Results in Big- and Little-Endian Modes	5-229
5-137	evstdh Results in Big- and Little-Endian Modes	
5-138	evstdhx Results in Big- and Little-Endian Modes	
5-139	evstdw Results in Big- and Little-Endian Modes	
5-140	evstdwx Results in Big- and Little-Endian Modes	
5-141	evstwhe Results in Big- and Little-Endian Modes	
5-142	evstwhex Results in Big- and Little-Endian Modes	
5-143	evstwho Results in Big- and Little-Endian Modes	
5-144	evstwhox Results in Big- and Little-Endian Modes	
5-145	evstwwe Results in Big- and Little-Endian Modes	
5-146	evstwwex Results in Big- and Little-Endian Modes	
5-147	evstwwo Results in Big- and Little-Endian Modes	
5-148	evstwwox Results in Big- and Little-Endian Modes	
5-149	Vector Subtract Signed, Modulo, Integer to	
5 150	Accumulator Word (evsubfsmiaaw)	3-242
5-150	Vector Subtract Signed, Saturate, Integer to Accumulator Word (evsubfssiaaw)	5-243
5-151	Vector Subtract Unsigned, Modulo, Integer to	
	Accumulator Word (evsubfumiaaw)	5-244
5-152	Vector Subtract Unsigned, Saturate, Integer to	<u>.</u>
	Accumulator Word (evsubfusiaaw)	
5-153	Vector Subtract from Word (evsubfw)	
5-154	Vector Subtract Immediate from Word (evsubifw)	
5-155	Vector XOR (evxor)	5-248

Figure Page Number Title Number

xii Freescale Semiconductor

### **Tables**

nable Number	Title	Page Number
1-1	SPE Vector Multiply Instruction Mnemonic Structure	
1-2	Mnemonic Extensions for Multiply Accumulate Instructions	
1-3	SPE Vector Multiply Instruction Mnemonic Structure	
1-4	Mnemonic Extensions for Multiply-Accumulate Instructions	
2-1	SPEFSCR Field Descriptions	
2-2	SPE Instructions that Use the CR	
2-3	Embedded Floating-Point Instructions that Use the CR	
3-1	Mnemonic Extensions for Multiply Accumulate Instructions	
3-2	SPE Vector Multiply Instruction Mnemonic Structure	
3-3	Mnemonic Extensions for Multiply-Accumulate Instructions	
3-4	SPE Instructions	
3-5	SPE Simplified Mnemonics	
3-6	Vector and Scalar Floating-Point Instructions	
4-1	SPE/SPE Embedded Floating-Point Interrupt and Exception Types	
5-1	Notation Conventions	
5-2	Instruction Field Descriptions	
5-3	RTL Notation	
5-4	Operator Precedence	5-4
5-5	Conversion Models	5-5
5-6	Data Samples and Sizes	
A-1	Embedded Floating-Point Results Summary—Add, Sub, Mul, Div	
A-2	Embedded Floating-Point Results Summary—Single Convert from Double	A-5
A-3	Embedded Floating-Point Results Summary—Double Convert from Single	A-5
A-4	Embedded Floating-Point Results Summary—Convert to Unsigned	A-6
A-5	Embedded Floating-Point Results Summary—Convert to Signed	A-6
A-6	Results Summary—Convert from Unsigned	A-6
A-7	Embedded Floating-Point Results Summary—Convert from Signed	A-7
A-8	Embedded Floating-Point Results Summary—*abs, *nabs, *neg	A-7
B-1	Instructions (Binary) by Mnemonic	B-1
B-2	Instructions (Decimal and Hexadecimal) by Opcode	B-9
B-3	Instructions (Binary) by Form.	B-16

### **Tables**

Table Page Number Title Number

xiv Freescale Semiconductor

#### **About This Book**

The primary objective of this manual is to help programmers provide software compatible with processors that implement the signal processing engine (SPE) and embedded floating-point instruction sets.

To locate any published errata or updates for this document, refer to the web at http://www.freescale.com.

This book is used as a reference guide for assembler programmers. It uses a standardized format instruction to describe each instruction, showing syntax, instruction format, register translation language (RTL) code that describes how the instruction works, and a listing of which, if any, registers are affected. At the bottom of each instruction entry is a figure that shows the operations on elements within source operands and where the results of those operations are placed in the destination operand.

The *SPE Programming Interface Manual* (SPEPIM) is a reference guide for high-level programmers. The VLEPIM describes how programmers can access SPE functionality from programming languages such as C and C++. It defines a programming model for use with the SPE instruction set. Processors that implement the Power ISA<sup>TM</sup> (instruction set architecture) use the SPE instruction set as an extension to the base and embedded categories of the Power ISA.

Because it is important to distinguish among the categories of the Power ISA to ensure compatibility across multiple platforms, those distinctions are shown clearly throughout this book. This document stays consistent with the Power ISA in referring to three levels, or programming environments, which are as follows:

- User instruction set architecture (UISA)—The UISA defines the level of the architecture to which user-level software should conform. The UISA defines the base user-level instruction set, user-level registers, data types, memory conventions, and the memory and programming models seen by application programmers.
- Virtual environment architecture (VEA)—The VEA, which is the smallest component of the architecture, defines additional user-level functionality that falls outside typical user-level software requirements. The VEA describes the memory model for an environment in which multiple processors or other devices can access external memory and defines aspects of the cache model and cache control instructions from a user-level perspective. VEA resources are particularly useful for optimizing memory accesses and for managing resources in an environment in which other processors and other devices can access external memory.
  - Implementations that conform to the VEA also conform to the UISA but may not necessarily adhere to the OEA.
- Operating environment architecture (OEA)—The OEA defines supervisor-level resources
  typically required by an operating system. It defines the memory management model,
  supervisor-level registers, and the exception model.
  - Implementations that conform to the OEA also conform to the UISA and VEA.

Freescale Semiconductor xv

Most of the discussions on the SPE are at the UISA level. For ease in reference, this book and the processor reference manuals have arranged the architecture information into topics that build on one another, beginning with a description and complete summary of registers and instructions (for all three environments) and progressing to more specialized topics such as the cache, exception, and memory management models. As such, chapters may include information from multiple levels of the architecture, but when discussing OEA and VEA, the level is noted in the text.

It is beyond the scope of this manual to describe individual devices that implement SPE. It must be kept in mind that each processor that implements the Power ISA is unique in its implementation.

The information in this book is subject to change without notice, as described in the disclaimers on the title page of this book. As with any technical documentation, it is the readers' responsibility to be sure they are using the most recent version of the documentation. For more information, contact your sales representative or visit our web site at http://www.freescale.com.

#### **Audience**

This manual is intended for system software and hardware developers, and for application programmers who want to develop products using the SPE. It is assumed that the reader understands operating systems, microprocessor system design, the basic principles of RISC processing, and details of the Power ISA.

This book describes how SPE interacts with the other components of the architecture.

#### Organization

Following is a summary and a brief description of the major sections of this manual:

- Chapter 1, "Overview," is useful for those who want a general understanding of the features and functions of the SPE. This chapter provides an overview of how the VLE defines the register set, operand conventions, addressing modes, instruction set, and interrupt model.
- Chapter 2, "SPE Register Model," lists the register resources defined by the SPE and embedded floating-point ISAs. It also lists base category resources that are accessed by SPE and embedded floating-point instructions.
- Chapter 3, "SPE and Embedded Floating-Point Instruction Model," describes the SPE and embedded floating-point instruction set, including operand conventions, addressing modes, and instruction syntax. It also provides a brief description of instructions grouped by category.
- Chapter 5, "Instruction Set," functions as a handbook for the SPE and embedded floating-point instruction set. Instructions are sorted by mnemonic. Each instruction description includes the instruction formats and figures where it helps in understanding what the instruction does.
- Appendix A, "Embedded Floating-Point Results Summary," summarizes the results of various types of embedded floating-point operations on various combinations of input operands.
- Appendix B, "SPE and Embedded Floating-Point Opcode Listings," lists all SPE and embedded-floating point instructions, grouped according to mnemonic and opcode.

This manual also includes an index.

xvi Freescale Semiconductor

#### **Suggested Reading**

This section lists additional reading that provides background for the information in this manual as well as general information about the VLE and the Power ISA.

#### **General Information**

The following documentation provides useful information about the Power Architecture<sup>TM</sup> technology and computer architecture in general:

- Computer Architecture: A Quantitative Approach, Third Edition, by John L. Hennessy and David A. Patterson.
- Computer Organization and Design: The Hardware/Software Interface, Third Edition, David A. Patterson and John L. Hennessy.

#### **Related Documentation**

Freescale documentation is available from the sources listed on the back of the title page; the document order numbers, when applicable, are included in parentheses for ease in ordering:

- EREF: A Programmer's Reference Manual for Freescale Embedded Processors (EREFRM). Describes the programming, memory management, cache, and interrupt models defined by the Power ISA for embedded environment processors.
- *Power ISA*<sup>TM</sup>. The latest version of the Power ISA can be downloaded from the website www.power.org.
- *Variable-Length Encoding (VLE) Extension Programming Interface Manual* (VLEPIM). Provides the VLE-specific extensions to the e500 application binary interface.
- *e500 Application Binary Interface User's Guide* (E500ABIUG). Establishes a standard binary interface for application programs on systems that implement the interfaces defined in the System V Interface Definition, Issue 3. This includes systems that have implemented UNIX System V Release 4.
- Reference manuals. The following reference manuals provide details information about processor cores and integrated devices:
  - Core reference manuals—These books describe the features and behavior of individual microprocessor cores and provide specific information about how functionality described in the EREF is implemented by a particular core. They also describe implementation-specific features and microarchitectural details, such as instruction timing and cache hardware details, that lie outside the architecture specification.
  - Integrated device reference manuals—These manuals describe the features and behavior of integrated devices that implement a Power ISA processor core. It is important to understand that some features defined for a core may not be supported on all devices that implement that core.

Also, some features are defined in a general way at the core level and have meaning only in the context of how the core is implemented. For example, any implementation-specific behavior of register fields can be described only in the reference manual for the integrated device.

Freescale Semiconductor xvii

Each of these documents include the following two chapters that are pertinent to the core:

- A core overview. This chapter provides a general overview of how the core works and indicates which of a core's features are implemented on the integrated device.
- A register summary chapter. This chapter gives the most specific information about how register fields can be interpreted in the context of the implementation.

These reference manuals also describe how the core interacts with other blocks on the integrated device, especially regarding topics such as reset, interrupt controllers, memory and cache management, debug, and global utilities.

- Addenda/errata to reference manuals—Errata documents are provided to address errors in published documents.
  - Because some processors have follow-on parts, often an addendum is provided that describes the additional features and functionality changes. These addenda, which may also contain errata, are intended for use with the corresponding reference manuals.
  - Always check the Freescale website for updates to reference manuals.
- Hardware specifications—Hardware specifications provide specific data regarding bus timing; signal behavior; AC, DC, and thermal characteristics; and other design considerations.
- Product brief—Each integrated device has a product brief that provides an overview of its features. This document is roughly the equivalent to the overview (Chapter 1) of the device's reference manual.
- Application notes—These short documents address specific design issues useful to programmers and engineers working with Freescale processors.

Additional literature is published as new processors become available. For current documentation, refer to http://www.freescale.com.

#### **Conventions**

This document uses the following notational conventions:

cleared/set When a bit takes the value zero, it is said to be cleared; when it takes a value of

one, it is said to be set.

**mnemonics** Instruction mnemonics are shown in lowercase bold

italics Italics indicate variable command parameters, for example, **bcctr**x

Book titles in text are set in italics

0x0 Prefix to denote hexadecimal number

0b0 Prefix to denote binary number

rA, rB Instruction syntax used to identify a source general-purpose register (GPR)

**r**D Instruction syntax used to identify a destination GPR

frA, frB, frC Instruction syntax used to identify a source floating-point register (FPR)

frD Instruction syntax used to identify a destination FPR

REG[FIELD] Abbreviations for registers are shown in uppercase text. Specific bits, fields, or

ranges appear in brackets.

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

xviii Freescale Semiconductor

X	In some contexts, such as signal encodings, an unitalicized x indicates a don't care.
X	An italicized x indicates an alphanumeric variable
n	An italicized <i>n</i> indicates a numeric variable
$\neg$	NOT logical operator
&	AND logical operator
	OR logical operator
0000	Indicates reserved bits or bit fields in a register. Although these bits may be written to as ones or zeros, they are always read as zeros.

Additional conventions used with instruction encodings are described in Section 5.1, "Notation."

#### **Acronyms and Abbreviations**

Table i contains acronyms and abbreviations that are used in this document. Note that the meanings for some acronyms (such as XER) are historical, and the words for which an acronym stands may not be intuitively obvious.

Table i. Acronyms and Abbreviated Terms

Term	Meaning
CR	Condition register
CTR	Count register
DEC	Decrementer register
EA	Effective address
EREF	A Programmer's Reference Manual for Freescale Embedded Processors (Including the e200 and e500 Families)
GPR	General-purpose register
IEEE	Institute of Electrical and Electronics Engineers
IU	Integer unit
LR	Link register
LRU	Least recently used
LSB	Least significant byte
Isb	Least significant bit
LSU	Load/store unit
MMU	Memory management unit
MSB	Most significant byte
msb	Most significant bit
MSR	Machine state register
NaN	Not a number
No-op	No operation
OEA	Operating environment architecture

Freescale Semiconductor xix

Table i. Acronyms and Abbreviated Terms (continued)

Term	Meaning
PMC <i>n</i>	Performance monitor counter register
PVR	Processor version register
RISC	Reduced instruction set computing
RTL	Register transfer language
SIMM	Signed immediate value
SPR	Special-purpose register
SRR0	Machine status save/restore register 0
SRR1	Machine status save/restore register 1
ТВ	Time base facility
TBL	Time base lower register
TBU	Time base upper register
TLB	Translation lookaside buffer
UIMM	Unsigned immediate value
UISA	User instruction set architecture
VA	Virtual address
VEA	Virtual environment architecture
VLEPEM	Variable-Length Encoding (VLE) Programming Environments Manual
VLEPIM	Variable-Length Encoding (VLE) Extension Programming Interface Manual (VLEPIM)
XER	Register used for indicating conditions such as carries and overflows for integer operations

### **Terminology Conventions**

Table ii lists certain terms used in this manual that differ from the architecture terminology conventions.

**Table ii. Terminology Conventions** 

The Architecture Specification	This Manual
Extended mnemonics	Simplified mnemonics
Fixed-point unit (FXU)	Integer unit (IU)
Privileged mode (or privileged state)	Supervisor-level privilege
Problem mode (or problem state)	User-level privilege
Real address	Physical address
Relocation	Translation
Storage (locations)	Memory
Storage (the act of)	Access
Store in	Write back
Store through	Write through

xx Freescale Semiconductor

Table iii describes instruction field notation conventions used in this manual.

#### **Table iii. Instruction Field Conventions**

The Architecture Specification	Equivalent to:
BA, BB, BT	crbA, crbB, crbD (respectively)
BF, BFA	crfD, crfS (respectively)
D	d
DS	ds
/, //, ///	00 (shaded)
RA, RB, RT, RS	rA, rB, rD, rS (respectively)
SI	SIMM
U	IMM
UI	UIMM

Freescale Semiconductor xxi

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

xxii Freescale Semiconductor

# Chapter 1 Overview

This chapter provides a general description of the signal processing engine (SPE) and the SPE embedded floating-point resources defined as part of the Power ISA<sup>TM</sup> (instruction set architecture).

#### 1.1 Overview

The SPE is a 64-bit, two-element, single-instruction multiple-data (SIMD) ISA, originally designed to accelerate signal processing applications normally suited to DSP operation. The two-element vectors fit within GPRs extended to 64 bits. SPE also defines an accumulator register (ACC) to allow for back-to-back operations without loop unrolling. Like the VEC category, SPE is primarily an extension of Book I but identifies some resources for interrupt handling in Book III-E.

In addition to add and subtract to accumulator operations, the SPE supports a number of forms of multiply and multiply-accumulate operations, as well as negative accumulate forms. These instructions are summarized in Table 1-3. The SPE supports signed, unsigned, and fractional forms. For these instructions, the fractional form does not apply to unsigned forms, because integer and fractional forms are identical for unsigned operands.

Mnemonics for SPE instructions generally begin with the letters 'ev' (embedded vector).

Prefix	Multiply Element		Data Type Element		Accumulate Element	
	ho	half odd (16x16->32)	usi	unsigned saturate integer	а	write to ACC
	he	half even (16x16->32)	umi	unsigned modulo integer	aa	write to ACC & added ACC
	hog	half odd guarded (16x16->32)	ssi	signed saturate integer	an	write to ACC & negate ACC
	heg	half even guarded (16x16->32)	ssf <sup>1</sup>	signed saturate fractional	aaw	write to ACC & ACC in words
evm	wh	word high (32x32->32)	smi	signed modulo integer	anw	write to ACC & negate ACC in words
	wl	word low (32x32->32)	smf <sup>1</sup>	signed modulo fractional		
	whg	word high guarded (32x32->32)				
	wlg	word low guarded (32x32->32)				
	w	word (32x32->64)				

**Table 1-1. SPE Vector Multiply Instruction Mnemonic Structure** 

The SPE is part of the Power ISA specification (where it is referred to as the category SPE). Closely associated with the SPE are the embedded floating-point categories, which may be implemented if the SPE is implemented and which consist of the following:

- Single-precision scalar (SP.FS)
- Single-precision vector (SP.FV)

Freescale Semiconductor

Low word versions of signed saturate and signed modulo fractional instructions are not supported. Attempting to execute an opcode corresponding to these instructions causes boundedly undefined results.

#### Overview

• Double-precision scalar (SP.FD)

The embedded floating-point categories provide floating-point operations compatible with IEEE Std 754<sup>TM</sup> to power- and space-sensitive embedded applications. As is true for all SPE categories, rather than implementing separate register floating-point registers (FPRs), these categories share the GPRs used for integer operations, extending them to 64 bits to support the vector single-precision and scalar double-precision categories. These extended GPRs are described in Section 2.2.1, "General-Purpose Registers (GPRs)."

#### 1.2 Register Model

Figure 1-1 shows the register resources defined by the Power ISA for the SPE and embedded floating-point operations. Note that SPE operations may also affect other registers defined by the Power ISA.




Figure 1-1. SPE Register Model

These registers are briefly described as follows:

- General-purpose registers (GPRs). Note especially that the SPE does not define a new register file
  but uses an extended version of the general-purpose registers (GPRs) implemented on all Power
  ISA devices. The GPRs are used as follows:
  - SPE (not including the embedded floating-point instructions) treat the 64-bit GPRs as a two-element vector for 32-bit fractional and integer computation.
  - Embedded scalar single-precision floating-point instructions use only the lower word of the GPRs for single-precision computation.
  - Embedded vector single-precision instructions treat the 64-bit GPRs as a two-element vector for 32-bit single-precision computation.
  - Embedded scalar double-precision floating-point instructions treat the GPRs as 64-bit single-element registers for double-precision computation.
- Accumulator register (ACC). Holds the results of the multiply accumulate (MAC) forms of SPE integer instructions. The ACC allows back-to-back execution of dependent MAC instructions, something that is found in the inner loops of DSP code such as finite impulse response (FIR) filters. The accumulator is partially visible to the programmer in that its results do not have to be explicitly read to use them. Instead, they are always copied into a 64-bit destination GPR specified as part of the instruction.

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

1-2 Freescale Semiconductor

- SPE floating-point status and control register (SPEFSCR). Used for status and control of SPE and embedded floating-point instructions. It controls the handling of floating-point exceptions and records status resulting from the floating-point operations.
- Interrupt vector offset registers (IVORs). The SPE uses four IVORs, which together with the interrupt vector prefix register (IVPR) define the vector address for interrupt handler routines. The following IVORs are used:
  - IVOR5 (SPR 405)—Defined by the base architecture for alignment exceptions and used with SPE load and store instructions alignment interrupts.
  - IVOR32 (SPR 528)—SPE/embedded floating-point unavailable exception (causes the SPE/embedded floating-point unavailable interrupt)
  - IVOR33 (SPR 529)—Embedded floating-point data interrupts
  - IVOR34 (SPR 530)—Embedded floating-point round interrupts
- SPE/embedded floating-point available bit in the machine state register (MSR[SPV], formerly called MSR[SPE]). If this bit is zero and software attempts to execute an SPE/embedded floating-point instruction, an SPE unavailable interrupt is taken.
- Exception bit in the exception syndrome register (ESR[SPV], formerly called ESR[SPE). This bit is set whenever the processor takes an interrupt related to the execution of SPE vector or floating-point instructions.

Chapter 2, "SPE Register Model," provides detailed descriptions of these register resources.

#### 1.2.1 SPE Instructions

.Instructions are provided for the instruction types:

• Simple vector instructions. These instructions use the corresponding low- and high-word elements of the operands to produce a vector result that is placed in the destination register, the accumulator, or both. Figure 1-2 shows how operations are typically performed in vector operations.




Figure 1-2. Two-Element Vector Operations

• Multiply and accumulate instructions. These instructions perform multiply operations, optionally add the result to the ACC, and place the result into the destination register and optionally into the ACC. These instructions are composed of different multiply forms, data formats, and data accumulate options, as indicated by their mnemonics, as shown in Table 1-2.

Freescale Semiconductor 1-3

Table 1-2. Mnemonic Extensions for Multiply Accumulate Instructions

Extension	Meaning	Comments		
Multiply Form				
he	Half word even	16 X 16 → 32		
heg	Half word even guarded	16 X 16 $\rightarrow$ 32, 64-bit final accum result		
ho	Half word odd	16 X 16 → 32		
hog	Half word odd guarded	16 X 16 $\rightarrow$ 32, 64-bit final accum result		
w	Word	32 X 32 → 64		
wh	Word high	$32 \text{ X } 32 \rightarrow 32 \text{ (high order 32 bits of product)}$		
wl	Word low	$32 \text{ X } 32 \rightarrow 32 \text{ (low order } 32 \text{ bits of product)}$		
	Data F	ormat		
smf	Signed modulo fractional	Modulo, no saturation or overflow		
smi	Signed modulo integer	Modulo, no saturation or overflow		
ssf	Signed saturate fractional	Saturation on product and accumulate		
ssi	Signed saturate integer	Saturation on product and accumulate		
umi	Unsigned modulo integer	Modulo, no saturation or overflow		
usi	Unsigned saturate integer	Saturation on product and accumulate		
	Accumula	tte Option		
а	Place in accumulator	Result $\rightarrow$ accumulator		
aa	Add to accumulator	Accumulator + result → accumulator		
aaw	Add to accumulator	$\begin{array}{l} \text{Accumulator}_{0:31} + \text{result}_{0:31} \rightarrow \text{accumulator}_{0:31} \\ \text{Accumulator}_{32:63} + \text{result}_{32:63} \rightarrow \text{accumulator}_{32:63} \end{array}$		
an	Add negated to accumulator	Accumulator – result → accumulator		
anw	Add negated to accumulator	$\begin{array}{l} \text{Accumulator}_{0:31} - \text{result}_{0:31} \rightarrow \text{accumulator}_{0:31} \\ \text{Accumulator}_{32:63} - \text{result}_{32:63} \rightarrow \text{accumulator}_{32:63} \end{array}$		

- Load and store instructions. These instructions provide load and store capabilities for moving data to and from memory. A variety of forms are provided that position data for efficient computation.
- Compare and miscellaneous instructions. These instructions perform miscellaneous functions such as field manipulation, bit reversed incrementing, and vector compares.

SPE supports several different computational capabilities. Modulo results produce truncation of the overflow bits in a calculation; therefore, overflow does not occur and no saturation is performed. For instructions for which overflow occurs, saturation provides a maximum or minimum representable value (for the data type) in the case of overflow.

1-4 Freescale Semiconductor

Table 1-3 shows how SPE vector multiply instruction mnemonics are structured.

**Table 1-3. SPE Vector Multiply Instruction Mnemonic Structure** 

Prefix	Multiply Element	Data Type Element	Accumulate Element	
evm	ho half odd (16x16->32) half even (16x16->32) half odd guarded (16x16->32) half even guarded (16x16->32) half even guarded (16x16->32) word high (32x32->32) whg word low (32x32->32) whg word low guarded (32x32->32) w word (32x32->64)	ssi signed saturate integer ssf <sup>1</sup> signed saturate fractional	a write to ACC & added ACC	

Low word versions of signed saturate and signed modulo fractional instructions are not supported. Attempting to execute an opcode corresponding to these instructions causes boundedly undefined results.

Table 1-4 defines mnemonic extensions for these instructions.

Table 1-4. Mnemonic Extensions for Multiply-Accumulate Instructions

Extension	Meaning	Comments			
	Multiply Form				
he	Half word even	16×16→32			
heg	Half word even guarded	16×16→32, 64-bit final accumulator result			
ho	Half word odd	16×16→32			
hog	Half word odd guarded	16×16→32, 64-bit final accumulator result			
w	Word	32×32→64			
wh	Word high	32×32→32, high-order 32 bits of product			
wl	Word low	32×32→32, low-order 32 bits of product			
		Data Type			
smf	Signed modulo fractional	(Wrap, no saturate)			
smi	Signed modulo integer	(Wrap, no saturate)			
ssf	Signed saturate fractional				
ssi	Signed saturate integer				
umi	Unsigned modulo integer	(Wrap, no saturate)			
usi	Unsigned saturate integer				
	A	ccumulate Options			
а	Update accumulator	Update accumulator (no add)			
aa	Add to accumulator	Add result to accumulator (64-bit sum)			
aaw	Add to accumulator (words)	Add word results to accumulator words (pair of 32-bit sums)			
an	Add negated	Add negated result to accumulator (64-bit sum)			
anw	Add negated to accumulator (words)	Add negated word results to accumulator words (pair of 32-bit sums)			

#### Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

Freescale Semiconductor 1-5

Overview

#### 1.2.1.1 Embedded Vector and Scalar Floating-Point Instructions

The embedded floating-point operations are IEEE 754—compliant with software exception handlers and offer a simpler exception model than the Power ISA floating-point instructions that use the floating-point registers (FPRs). Instead of FPRs, these instructions use GPRs to offer improved performance for converting between floating-point, integer, and fractional values. Sharing GPRs allows vector floating-point instructions to use SPE load and store instructions.

Section 3.3.1.2, "Floating-Point Data Formats," describes the floating-point data format.

#### 1.3 SPE and Embedded Floating-Point Exceptions and Interrupts

The SPE defines the following exceptions:

- SPE/embedded floating-point unavailable exception (causes the SPE/embedded floating-point unavailable interrupt)—IVOR32 (SPR 528)
- SPE vector alignment exception (causes the alignment interrupt)—IVOR5 (SPR 405)

In addition to these general SPE interrupts, the SPE embedded floating-point facility defines the following:

- Embedded floating-point data interrupt—IVOR33 (SPR 529)
- Embedded floating-point round interrupt—IVOR34 (SPR 539)

Details about these interrupts are provided in Chapter 4, "SPE/Embedded Floating-Point Interrupt Model."

1-6 Freescale Semiconductor

### **Chapter 2 SPE Register Model**

This chapter describes the register model of the signal processing engine (SPE) for embedded processors. This includes additional resources defined to support embedded floating-point instruction sets that may be implemented.

#### 2.1 **Overview**

The SPE is designed to accelerate signal-processing applications normally suited to DSP operation. This is accomplished using short (two-element) vectors within 64-bit GPRs and using single instruction multiple data (SIMD) operations to perform the requisite computations. An accumulator register (ACC) allows back-to-back operations without loop unrolling.

#### 2.2 **Register Model**

Figure 2-1 shows the register resources defined by the Power ISA for the SPE and embedded floating-point operations. Note that SPE operations may also affect other registers defined by the Power ISA.





Figure 2-1. SPE Register Model

Figure 2-2 shows how the SPE register model is used with the SPE and embedding floating-point instruction sets.

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0 Freescale Semiconductor 2-1



Note: Gray text indicates that this register or register field is not used.

Figure 2-2. Integer, Fractional, and Floating-Point Data Formats and GPR Usage

2-2 Freescale Semiconductor

Formatting of floating-point operands is as defined by IEEE 754.

Several conventions regarding nomenclature are used in this chapter:

• All register bit numbering is 64-bit. As shown in Figure 2-3, for 64-bit registers, bit 0 being the most significant bit (msb). For 32-bit registers, bit 32 is the msb. For both 32- and 64-bit registers, bit 63 is the least significant bit (lsb).




Figure 2-3. 32- and 64-Bit Register Elements and Bit-Numbering Conventions

- As shown in Figure 2-3, bits 0 to 31 of a 64-bit register are referenced as the upper-, even-, or high-word element. Bits 32–63 are referred to as lower-, odd-, or low-word element.
- As shown in Figure 2-3, bits 0 to 15 and bits 32 to 47 are referenced as even half words. Bits 16 to 31 and bits 48 to 63 are odd half words.
- The gray lines shown in Figure 2-3 indicate 4-bit nibbles, and are provided as a convenience for making binary-to-hexadecimal conversions.
- Mnemonics for SPE instructions generally begin with the letters 'ev' (embedded vector).

#### 2.2.1 General-Purpose Registers (GPRs)

The SPE requires a GPR file with thirty-two 64-bit registers, as shown in Figure 2-4, which also indicates how the SPE and embedded floating-point instruction sets use the GPRs. For 32-bit implementations, instructions that normally operate on a 32-bit register file access and change only the least significant 32 bits of the GPRs, leaving the most significant 32 bits unchanged. For 64-bit implementations, operation of these instructions is unchanged; that is, those instructions continue to operate on the 64-bit registers as they would if SPE were not implemented. SPE vector instructions view the 64-bit register as being composed of a vector of two 32-bit elements. (Some instructions read or write 16-bit elements.) The most significant 32 bits are called the upper, high, or even word. The least significant 32 bits are called the lower, low, or odd word. Unless otherwise specified, SPE instructions write all 64 bits of the destination register.

Freescale Semiconductor 2-3




Figure 2-4. General Purpose Registers (GPR0-GRP31)

As shown in Figure 2-2 and Figure 2-4, embedded floating-point operations use the GPRs as follows:

- Single-precision floating-point requires a GPR file with thirty-two 32-bit or 64-bit registers. When implemented with a 64-bit register file on a 32-bit implementation, single-precision floating-point operations only use and modify bits 32–63 of the GPR. In this case, bits 0–31 of the GPR are left unchanged by a single-precision floating-point operation. For 64-bit implementations, bits 0–31 are undefined after a single-precision floating-point operation.
- Vector floating-point and double-precision floating-point require a GPR file with thirty-two 64-bit GPRs.
  - Floating-point double-precision instructions operate on the entire 64 bits of the GPRs where a floating-point data item consists of 64 bits.
  - Vector floating-point instructions operate on the entire 64 bits of the GPRs, but contain two 32-bit data items that are operated on independently of each other in a SIMD fashion. The format of both data items is the same as a single-precision floating-point value. The data item contained in bits 0–31 is called the "high word." The data item contained in bits 32–63 is called the "low word."

There are no record forms of embedded floating-point instructions. Floating-point compare instructions treat NaNs, infinity, and denorm as normalized numbers for the comparison calculation when default results are provided.

#### 2.2.2 Accumulator Register (ACC)

The 64-bit accumulator (ACC), shown in Figure 2-5, is used for integer/fractional multiply accumulate (MAC) forms of instructions. The ACC holds the results of the multiply accumulate forms of SPE fixed-point instructions. It allows the back-to-back execution of dependent MAC instructions, something that is found in the inner loops of DSP code such as FIR and FFT filters. It is partially visible to the programmer in that its results do not have to be explicitly read to be used. Instead they are always copied into a 64-bit destination GPR, specified as part of the instruction. Based on the instruction, the ACC can hold a single 64-bit value or a vector of two 32-bit elements.




Figure 2-5. Accumulator (ACC)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

2-4 Freescale Semiconductor

## 2.2.3 Signal Processing Embedded Floating-Point Status and Control Register (SPEFSCR)

The SPEFSCR, shown in Figure 2-6, is used with SPE and embedded floating-point instructions. Vector floating-point instructions affect both the high element (bits 34–39) and low element floating-point status flags (bits 50–55). Double- and single-precision scalar floating-point instructions affect only the low-element floating-point status flags and leave the high-element floating-point status flags undefined.




Figure 2-6. Signal Processing and Embedded Floating-Point Status and Control Register (SPEFSCR)

Table 2-1 describes SPEFSCR bits.

**Table 2-1. SPEFSCR Field Descriptions** 

Bits	Name	Description
32	SOVH	Summary integer overflow high. Set when an SPE instruction sets OVH. This is a sticky bit that remains set until it is cleared by an <b>mtspr</b> instruction.
33	OVH	Integer overflow high. OVH is set to indicate that an overflow occurred in the upper element during execution of an SPE instruction. It is set if a result of an operation performed by the instruction cannot be represented in the number of bits into which the result is to be placed and is cleared otherwise. OVH is not altered by modulo instructions or by other instructions that cannot overflow.
34	FGH	Embedded floating-point guard bit high. Used by the floating-point round interrupt handler. FGH is an extension of the low-order bits of the fractional result produced from a floating-point operation on the high word. FGH is zeroed if an overflow, underflow, or invalid input error is detected on the high element of a vector floating-point instruction.  Execution of a scalar floating-point instruction leaves FGH undefined.
35	FXH	Embedded floating-point inexact bit high. Used by the floating-point round interrupt handler. FXH is an extension of the low-order bits of the fractional result produced from a floating-point operation on the high word. FXH represents the logical OR of all of the bits shifted right from the guard bit when the fractional result is normalized. FXH is zeroed if an overflow, underflow, or invalid input error is detected on the high element of a vector floating-point instruction.  Execution of a scalar floating-point instruction leaves FXH undefined.

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

Freescale Semiconductor 2-5

#### **SPE Register Model**

Table 2-1. SPEFSCR Field Descriptions (continued)

Bits	Name	Description
36	FINVH	Embedded floating-point invalid operation/input error high. Set under any of the following conditions:  • Any operand of a high word vector floating-point instruction is infinity, NaN, or denorm  • The operation is a divide and the dividend and divisor are both 0  • A conversion to integer or fractional value overflows.  Execution of a scalar floating-point instruction leaves FINVH undefined.
37	FDBZH	Embedded floating-point divide by zero high. Set when a vector floating-point divide instruction is executed with a divisor of 0 in the high word operand and the dividend is a finite non-zero number. Execution of a scalar floating-point instruction leaves FDBZH undefined.
38	FUNFH	Embedded floating-point underflow high. Set when execution of a vector floating-point instruction results in an underflow on the high word operation.  Execution of a scalar floating-point instruction leaves FUNFH undefined.
39	FOVFH	Embedded floating-point overflow high. Set when the execution of a vector floating-point instruction results in an overflow on the high word operation.  Execution of a scalar floating-point instruction leaves FOVFH undefined.
40–41	_	Reserved, should be cleared.
42	FINXS	<ul> <li>Embedded floating-point inexact sticky flag. Set under the following conditions:</li> <li>Execution of any scalar or vector floating-point instruction delivers an inexact result for either the low or high element ,and no floating-point data interrupt is taken for either element.</li> <li>A floating-point instruction results in overflow (FOVF=1 or FOVFH=1), but floating-point overflow exceptions are disabled (FOVFE=0).</li> <li>A floating-point instruction results in underflow (FUNF=1 or FUNFH=1), but floating-point underflow exceptions are disabled (FUNFE=0), and no floating-point data interrupt occurs.</li> <li>FINXS is a sticky bit; it remains set until it is cleared by software.</li> </ul>
43	FINVS	Embedded floating-point invalid operation sticky flag. The sticky result of any floating-point instruction that causes FINVH or FINV to be set. That is, FINVS <- FINVS   FINV   FINVH. FINVS remains set until it is cleared by software. <sup>1</sup>
44	FDBZS	Embedded floating-point divide by zero sticky flag. Set when a floating-point divide instruction sets FDBZH or FDBZ. That is, FDBZS <- FDBZS   FDBZH   FDBZ. FDBZS remains set until it is cleared by software.
45	FUNFS	Embedded floating-point underflow sticky flag. Defined to be the sticky result of any floating-point instruction that causes FUNFH or FUNF to be set. That is, FUNFS <- FUNFS   FUNF   FUNFH. FUNFS remains set until it is cleared by software. 1
46	FOVFS	Embedded floating-point overflow sticky flag. defined to be the sticky result of any floating-point instruction that causes FOVH or FOVF to be set. That is, FOVFS <- FOVFS   FOVF   FOVFH. FOVFS remains set until it is cleared by software. <sup>1</sup>
47	_	Reserved, should be cleared.
48	SOV	Summary integer overflow low. Set when an SPE instruction sets OV. This sticky bit remains set until an <b>mtspr</b> writes a 0 to this bit.
49	OV	Integer overflow. Set to indicate that an overflow occurred in the lower element during instruction execution. OV is set if a result of an operation cannot be represented in the designated number of bits; otherwise, it is cleared. OV is unaffected by modulo instructions and other instructions that cannot overflow.
50	FG	Embedded floating-point guard bit (low/scalar). Used by the embedded floating-point round interrupt handler. FG is an extension of the low-order bits of the fractional result produced from an embedded floating-point instruction on the low word. FG is zeroed if an overflow, underflow, or invalid input error is detected on the low element of an embedded floating-point instruction.

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

2-6 Freescale Semiconductor

#### Table 2-1. SPEFSCR Field Descriptions (continued)

Bits	Name	Description
51	FX	Embedded floating-point inexact bit (low/scalar). Used by the embedded floating-point round interrupt handler. FX is an extension of the low-order bits of the fractional result produced from an embedded floating-point instruction on the low word. FX represents the logical OR of all the bits shifted right from the guard bit when the fractional result is normalized. FX is zeroed if an overflow, underflow, or invalid input error is detected on embedded floating-point instruction.
52	FINV	<ul> <li>Embedded floating-point invalid operation/input error (low/scalar). Set by one of the following:</li> <li>Any operand of a low-word vector or scalar floating-point operation is infinity, NaN, or denorm.</li> <li>The dividend and divisor are both 0 for a divide operation.</li> <li>A conversion to integer or fractional value overflows.</li> </ul>
53	FDBZ	Embedded floating-point divide by zero (low/scalar). Set when an embedded floating-point divide instruction is executed with a divisor of 0 in the low word operand, and the dividend is a finite nonzero number.
54	FUNF	Embedded floating-point underflow (low/scalar). Set when the execution of an embedded floating-point instruction results in an underflow on the low word operation.
55	FOVF	Embedded floating-point overflow (Low/scalar). Set when the execution of an embedded floating-point instruction results in an overflow on the low word operation.
56	_	Reserved, should be cleared.
57	FINXE	Embedded floating-point round (inexact) exception enable  0 Exception disabled  1 Exception enabled. A floating-point round interrupt is taken if no other interrupt is taken, and if FG   FGH   FX   FXH (signifying an inexact result) is set as a result of a floating-point operation. If a floating-point instruction operation results in overflow or underflow and the corresponding underflow or overflow exception is disabled, a floating-point round interrupt is taken.
58	FINVE	Embedded floating-point invalid operation/input error exception enable 0 Exception disabled 1 Exception enabled. A floating-point data interrupt is taken if a floating-point instruction sets FINV or FINVH.
59	FDBZE	Embedded floating-point divide by zero exception enable 0 Exception disabled 1 Exception enabled. A floating-point data interrupt is taken if a floating-point instruction sets FDBZ or FDBZH.
60	FUNFE	Embedded floating-point underflow exception enable 0 Exception disabled 1 Exception enabled. A floating-point data interrupt is taken if a floating-point instruction sets FUNF or FUNFH.
61	FOVFE	Embedded floating-point overflow exception enable  0 Exception disabled  1 Exception enabled. A floating-point data interrupt is taken if a floating-point instruction sets FOVF or FOVFH.
62-63	FRMC	Embedded floating-point rounding mode control 00 Round to nearest 01 Round toward zero 10 Round toward +infinity. If this mode is not implemented, embedded floating-point round interrupts are generated for every floating-point instruction for which rounding is indicated. 11 Round toward -infinity. If this mode is not implemented, embedded floating-point round interrupts are generated for every floating-point instruction for which rounding is indicated.

Software note: Software can detect the hardware that manages this bit by performing an operation on a NaN and observing whether hardware sets this sticky bit. Alternatively, if it desired that software work on all processors supporting embedded floating-point, software should check the appropriate status bits and set the sticky bit. If hardware also performs this operation, the action is redundant.

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

Freescale Semiconductor 2-7

#### 2.2.3.1 Interrupt Vector Offset Registers (IVORs)

The SPE uses four IVORs which, together with the interrupt vector prefix register (IVPR), define the vector address for interrupt handler routines. The following IVORs are used:

- IVOR5 (SPR 405)—Defined by the base architecture for alignment interrupts and used for SPE load and store instructions alignment interrupts
- IVOR32 (SPR 528)—SPE/embedded floating-point unavailable exception (causes the SPE/embedded floating-point unavailable interrupt)
- IVOR33 (SPR 529)—Embedded floating-point data interrupts
- IVOR34 (SPR 530)—Embedded floating-point round interrupts

For more information, see Chapter 4, "SPE/Embedded Floating-Point Interrupt Model."

#### 2.2.3.2 Exception Bit in the Exception Syndrome Register (ESR)

ESR[SPV] (ESR[56]), formerly called ESR[SPE], is set whenever the processor takes an interrupt related to the execution of SPE vector or floating-point instructions.

#### 2.2.3.3 Condition Register (CR)

The CR is used to record results for compare and test instructions. It also provides a source operand for the Vector Select (evsel) instruction. Table 2-2 lists SPE instructions that explicitly access CR bits (crS or crD).

Table 2-2. SPE Instructions that Use the CR

Instruction	Mnemonic	Syntax
Vector Compare Equal	evcmpeq	crD,rA,rB
Vector Compare Greater Than Signed	evcmpgts	crD,rA,rB
Vector Compare Greater Than Unsigned	evcmpgtu	crD,rA,rB
Vector Compare Less Than Signed	evcmplts	crD,rA,rB
Vector Compare Less Than Unsigned	evcmpltu	crD,rA,rB
Vector Select	evsel	rD,rA,rB,crS

Table 2-2 lists embedded floating-point instructions that explicitly access CR bits (crD).

Table 2-3. Embedded Floating-Point Instructions that Use the CR

Instruction	Single-I	Precision	Double- Precision Scalar	Syntax
instruction	Scalar	Vector	Double- 1 Tecision Scalar	
Floating-Point Compare Equal	efscmpeq	evfscmpeq	efdcmpeq	crD,rA,rB
Floating-Point Compare Greater Than	efscmpgt	evfscmpgt	efdcmpgt	crD,rA,rB
Floating-Point Compare Less Than	efscmplt	evfscmplt	efdcmplt	crD,rA,rB
Floating-Point Test Equal	efststeq	evfststeq	efdtsteq	crD,rA,rB
Floating-Point Test Greater Than	efststgt	evfststgt	efdtstgt	crD,rA,rB
Floating-Point Test Less Than	efststlt	evfststlt	efdtstlt	crD,rA,rB

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

2-8 Freescale Semiconductor

## 2.2.3.4 SPE Available Bit in the Machine State Register (MSR)

MSR[SPV] (MSR[38]), formerly called MSR[SPE], is the SPE/embedded floating-point available bit. If this bit is zero and software attempts to execute an SPE instruction, an SPE unavailable interrupt is taken.

### **NOTE (Software)**

Software can use MSR[SPV] to detect when a process uses the upper 32 bits of a 64-bit register on a 32-bit implementation and thus save them on context switch.

**SPE Register Model** 

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

2-10 Freescale Semiconductor

# **Chapter 3 SPE and Embedded Floating-Point Instruction Model**

This chapter describes the instruction model of the signal processing engine (SPE) for embedded processors. This includes additional resources defined to support embedded floating-point instruction sets that may be implemented.

Chapter 5, "Instruction Set," gives complete descriptions of individual SPE and embedded floating-point instructions. Section 5.3.1, "SPE Saturation and Bit-Reverse Models," provides pseudo-RTL for saturation and bit reversal to more accurately describe those functions that are referenced in the instruction pseudo-RTL.

#### 3.1 Overview

The SPE is designed to accelerate signal-processing applications normally suited to DSP operation. This is accomplished using short (two-element) vectors within 64-bit GPRs and using single instruction multiple data (SIMD) operations to perform the requisite computations. An accumulator register (ACC) allows back-to-back operations without loop unrolling.

The SPE defines both computational and load store instructions. SPE load store instructions are necessary for 32-bit implementation to access 64-bit operands.

Embedded floating-point instructions, which may be implemented if the SPE is implemented, include the following computational instructions:

- Embedded vector single-precision floating-point, which use extended 64-bit GPRs
- Embedded scalar single-precision floating-point, which use extended 32-bit GPRs
- Embedded scalar double-precision floating-point, which use extended 64-bit GPRs

Note that for 32-bit implementations, the SPE load and store instructions must be used for accessing 64-bit embedded floating-point operands.

#### 3.2 SPE Instruction Set

This section describes the data formats and instruction syntax, and provides an overview of computational operations of the SPE instructions.

Chapter 5, "Instruction Set," gives complete descriptions of individual SPE and embedded floating-point instructions.

Opcodes are listed in Appendix B, "SPE and Embedded Floating-Point Opcode Listings."

#### 3.2.1 SPE Data Formats

SPE provides integer and fractional data formats, which can be treated as signed or unsigned quantities.

#### 3.2.1.1 Integer Format

Unsigned integers consist of 16-, 32-, or 64-bit binary integer values. The largest representable value is  $2^n - 1$ , where n represents the number of bits in the value. The smallest representable value is 0. Computations that produce values larger than  $2^n - 1$  or smaller than 0 set OV or OVH in SPEFSCR.

Signed integers consist of 16-, 32-, or 64-bit binary values in two's-complement form. The largest representable value is  $2^{n-1} - 1$ , where n represents the number of bits in the value. The smallest representable value is  $-2^{n-1}$ . Computations that produce values larger than  $2^{n-1} - 1$  or smaller than  $-2^{n-1}$  set OV or OVH in SPEFSCR.

#### 3.2.1.2 Fractional Format

Fractional data is useful for representing data converted from analog devices and is conventionally used for DSP fractional arithmetic.

Unsigned fractions consist of 16-, 32-, or 64-bit binary fractional values that range from 0 to less than 1. Unsigned fractions place the radix point immediately to the left of the msb. The msb of the value represents the value  $2^{-1}$ , the next msb represents the value  $2^{-2}$ , and so on. The largest representable value is  $1-2^{-n}$  where n represents the number of bits in the value. The smallest representable value is 0. Computations that produce values larger than  $1-2^{-n}$  or smaller than 0 may set OV or OVH in the SPEFSCR. SPE does not define unsigned fractional forms of instructions to manipulate unsigned fractional data because the unsigned integer forms of the instructions produce the same results as unsigned fractional forms.

Guarded unsigned fractions are 64-bit binary fractional values. Guarded unsigned fractions place the decimal point immediately to the left of bit 32. The largest representable value is  $2^{32}$ - $2^{-32}$ ; the smallest is 0. Guarded unsigned fractional computations are always modulo and do not set OV or OVH.

Signed fractions consist of 16-, 32-, or 64-bit binary fractional values in two's-complement form that range from -1 to less than 1. Signed fractions place the decimal point immediately to the right of the msb. The largest representable value is  $1-2^{-(n-1)}$  where n represents the number of bits in the value. The smallest representable value is -1. Computations that produce values larger than  $1-2^{-(n-1)}$  or smaller than -1 may set OV or OVH. Multiplication of two signed fractional values causes the result to be shifted left one bit to remove the resultant redundant sign bit in the product. In this case, a 0 bit is concatenated as the 1sb of the shifted result.

Guarded signed fractions are 64-bit binary fractional values that place the decimal point immediately to the left of bit 33. The largest representable value is  $2^{32}$ - $2^{-31}$ ; the smallest is  $-2^{32}$ - $1+2^{-31}$ . Guarded signed fractional computations are always modulo and do not set OV or OVH.

## 3.2.2 Computational Operations

SPE supports several different computational capabilities. Modulo results produce truncation of the overflow bits in a calculation; therefore, overflow does not occur and no saturation is performed. For instructions for which overflow occurs, saturation provides a maximum or minimum representable value

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

3-2 Freescale Semiconductor

(for the data type) in the case of overflow. Instructions are provided for a wide range of computational capability. The operation types are as follows:

• Simple vector instructions. These instructions use the corresponding low- and high-word elements of the operands to produce a vector result that is placed in the destination register, the accumulator, or both. Figure 3-1 shows how operations are typically performed in vector operations.




Figure 3-1. Two-Element Vector Operations

• Multiply and accumulate instructions. These instructions perform multiply operations, optionally add the result to the ACC, and place the result into the destination register and optionally into the ACC. These instructions are composed of different multiply forms, data formats, and data accumulate options, as indicated by their mnemonics, as shown in Table 3-1.

Table 3-1. Mnemonic Extensions for Multiply Accumulate Instructions

Extension	Meaning	Comments			
	Multiply Form				
he	Half word even	16 X 16 → 32			
heg	Half word even guarded	16 X 16 $\rightarrow$ 32, 64-bit final accum result			
ho	Half word odd	16 X 16 → 32			
hog	Half word odd guarded	16 X 16 $\rightarrow$ 32, 64-bit final accum result			
w	Word	32 X 32 → 64			
wh	Word high	$32 \times 32 \rightarrow 32$ (high order 32 bits of product)			
wl	Word low	32 X 32 → 32 (low order 32 bits of product)			
	Data Format				
smf	Signed modulo fractional	Modulo, no saturation or overflow			
smi	Signed modulo integer	Modulo, no saturation or overflow			
ssf	Signed saturate fractional	Saturation on product and accumulate			
ssi	Signed saturate integer	Saturation on product and accumulate			
umi	Unsigned modulo integer	Modulo, no saturation or overflow			
usi	Unsigned saturate integer	Saturation on product and accumulate			
	Accumulate Option				
а	Place in accumulator	Result → accumulator			

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

Extension	Meaning	Comments
aa	Add to accumulator	Accumulator + result → accumulator
aaw	Add to accumulator	$\begin{array}{l} \text{Accumulator}_{0:31} + \text{result}_{0:31} \rightarrow \text{accumulator}_{0:31} \\ \text{Accumulator}_{32:63} + \text{result}_{32:63} \rightarrow \text{accumulator}_{32:63} \end{array}$
an	Add negated to accumulator	Accumulator – result → accumulator
anw	Add negated to accumulator	

Table 3-1. Mnemonic Extensions for Multiply Accumulate Instructions (continued)

- Load and store instructions. These instructions provide load and store capabilities for moving data to and from memory. A variety of forms are provided that position data for efficient computation.
- Compare and miscellaneous instructions. These instructions perform miscellaneous functions such as field manipulation, bit reversed incrementing, and vector compares.

#### 3.2.2.1 Data Formats and Register Usage

Figure 2-4 shows how GPRs are used with integer, fractional, and floating-point data formats.

#### 3.2.2.1.1 Signed Fractions

In signed fractional format, the n-bit operand is represented in a 1.[n-1] format (1 sign bit, n-1 fraction bits). Signed fractional numbers are in the following range:

$$-1.0 \le SF \le 1.0 - 2^{-(n-1)}$$

The real value of the binary operand SF[0:*n*-1] is as follows:

$$SF = -1.0 \bullet SF(0) + \sum_{i=1}^{n-1} SF(i) \bullet 2^{-i}$$

The most negative and positive numbers representable in fractional format are as follows:

- The most negative number is represented by SF(0) = 1 and SF[1:n-1] = 0 (that is, n=32;  $0x8000\_0000 = -1.0$ ).
- The most positive number is represented by SF(0) = 0 and SF[1:n-1] = all 1s (that is, n = 32;  $0x7FFF \ FFFF = 1.0 2^{-(n-1)}$ ).

## 3.2.2.1.2 SPE Integer and Fractional Operations

Figure 3-2 shows data formats for signed integer and fractional multiplication. Note that low word versions of signed saturate and signed modulo fractional instructions are not supported. Attempting to execute an opcode corresponding to these instructions causes boundedly undefined results.

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

3-4 Freescale Semiconductor




Figure 3-2. Integer and Fractional Operations

#### 3.2.2.1.3 SPE Instructions

Table 3-2 shows how SPE vector multiply instruction mnemonics are structured.

**Table 3-2. SPE Vector Multiply Instruction Mnemonic Structure** 

Prefix	Multiply Element	Data Type Element			Accumulate Element
evm	ho half odd (16x16->32) hog half even (16x16->32) hog half even guarded (16x16->32) half even guarded (16x16->32) wh word high (32x32->32) whog word low (32x32->32) whog word low guarded (32x32->32) w word (32x32->64)	usi umi ssi ssf <sup>1</sup> smi	unsigned saturate integer unsigned modulo integer signed saturate integer signed saturate fractional signed modulo integer signed modulo fractional	a aa an aaw anw	write to ACC write to ACC & added ACC write to ACC & negate ACC write to ACC & ACC in words write to ACC & negate ACC in words

Low word versions of signed saturate and signed modulo fractional instructions are not supported. Attempting to execute an opcode corresponding to these instructions causes boundedly undefined results.

Table 3-3 defines mnemonic extensions for these instructions.

Table 3-3. Mnemonic Extensions for Multiply-Accumulate Instructions

Extension	Meaning	Comments	
	Multiply Form		
he	he Half word even 16×16→32		
heg	Half word even guarded	16×16→32, 64-bit final accumulator result	
ho	Half word odd	16×16→32	
hog	Half word odd guarded	16×16→32, 64-bit final accumulator result	
w	Word	32×32→64	
wh	Word high	32×32→32, high-order 32 bits of product	
wl	Word low	32×32→32, low-order 32 bits of product	
	Data Type		

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

Table 3-3. Mnemonic Extensions for Multiply-Accumulate Instructions (continued)

Extension	Meaning	Comments	
smf	Signed modulo fractional	Wrap, no saturate	
smi	Signed modulo integer	Wrap, no saturate	
ssf	Signed saturate fractional	_	
ssi	Signed saturate integer	_	
umi	Unsigned modulo integer	Wrap, no saturate	
usi	Unsigned saturate integer	_	
	Accumulate Options		
а	Update accumulator	Update accumulator (no add)	
aa	Add to accumulator	Add result to accumulator (64-bit sum)	
aaw	Add to accumulator (words)	Add word results to accumulator words (pair of 32-bit sums)	
an	Add negated	Add negated result to accumulator (64-bit sum)	
anw	Add negated to accumulator (words)	Add negated word results to accumulator words (pair of 32-bit sums)	

Table 3-4 lists SPE instructions.

**Table 3-4. SPE Instructions** 

Instruction	Mnemonic	Syntax
Bit Reversed Increment	brinc	rD,rA,rB
Initialize Accumulator	evmra	rD,rA
Multiply Half Words, Even, Guarded, Signed, Modulo, Fractional and Accumulate	evmhegsmfaa	rD,rA,rB
Multiply Half Words, Even, Guarded, Signed, Modulo, Fractional and Accumulate Negative	evmhegsmfan	rD,rA,rB
Multiply Half Words, Even, Guarded, Signed, Modulo, Integer and Accumulate	evmhegsmiaa	rD,rA,rB
Multiply Half Words, Even, Guarded, Signed, Modulo, Integer and Accumulate Negative	evmhegsmian	rD,rA,rB
Multiply Half Words, Even, Guarded, Unsigned, Modulo, Integer and Accumulate	evmhegumiaa	rD,rA,rB
Multiply Half Words, Even, Guarded, Unsigned, Modulo, Integer and Accumulate Negative	evmhegumian	rD,rA,rB
Multiply Half Words, Odd, Guarded, Signed, Modulo, Fractional and Accumulate	evmhogsmfaa	rD,rA,rB
Multiply Half Words, Odd, Guarded, Signed, Modulo, Fractional and Accumulate Negative	evmhogsmfan	rD,rA,rB
Multiply Half Words, Odd, Guarded, Signed, Modulo, Integer and Accumulate	evmhogsmiaa	rD,rA,rB
Multiply Half Words, Odd, Guarded, Signed, Modulo, Integer and Accumulate Negative	evmhogsmian	rD,rA,rB
Multiply Half Words, Odd, Guarded, Unsigned, Modulo, Integer and Accumulate	evmhogumiaa	rD,rA,rB
Multiply Half Words, Odd, Guarded, Unsigned, Modulo, Integer and Accumulate Negative	evmhogumian	rD,rA,rB
Vector Absolute Value	evabs	rD,rA
Vector Add Immediate Word	evaddiw	rD,rB,UIMM
Vector Add Signed, Modulo, Integer to Accumulator Word	evaddsmiaaw	rD,rA,rB
Vector Add Signed, Saturate, Integer to Accumulator Word	evaddssiaaw	rD,rA
Vector Add Unsigned, Modulo, Integer to Accumulator Word	evaddumiaaw	rD,rA
Vector Add Unsigned, Saturate, Integer to Accumulator Word	evaddusiaaw	rD,rA
Vector Add Word	evaddw	rD,rA,rB

3-6 Freescale Semiconductor

**Table 3-4. SPE Instructions (continued)** 

Instruction	Mnemonic	Syntax
Vector AND	evand	rD,rA,rB
Vector AND with Complement	evandc	rD,rA,rB
Vector Compare Equal	evcmpeq	crD,rA,rB
Vector Compare Greater Than Signed	evcmpgts	crD,rA,rB
Vector Compare Greater Than Unsigned	evcmpgtu	crD,rA,rB
Vector Compare Less Than Signed	evcmplts	crD,rA,rB
Vector Compare Less Than Unsigned	evcmpltu	crD,rA,rB
Vector Count Leading Sign Bits Word	evcntlsw	rD,rA
Vector Count Leading Zeros Word	evcntlzw	rD,rA
Vector Divide Word Signed	evdivws	rD,rA,rB
Vector Divide Word Unsigned	evdivwu	rD,rA,rB
Vector Equivalent	eveqv	rD,rA,rB
Vector Extend Sign Byte	evextsb	rD,rA
Vector Extend Sign Half Word	evextsh	rD,rA
Vector Load Double into Half Words	evldh	rD,d(rA)
Vector Load Double into Half Words Indexed	evldhx	rD,rA,rB
Vector Load Double into Two Words	evldw	rD,d(rA)
Vector Load Double into Two Words Indexed	evldwx	rD,rA,rB
Vector Load Double Word into Double Word	evldd	rD,d(rA)
Vector Load Double Word into Double Word Indexed	evlddx	rD,rA,rB
Vector Load Half Word into Half Word Odd Signed and Splat	evlhhossplat	rD,d(rA)
Vector Load Half Word into Half Word Odd Signed and Splat Indexed	evlhhossplatx	rD,rA,rB
Vector Load Half Word into Half Word Odd Unsigned and Splat	evlhhousplat	rD,d(rA)
Vector Load Half Word into Half Word Odd Unsigned and Splat Indexed	evlhhousplatx	rD,rA,rB
Vector Load Half Word into Half Words Even and Splat	evihhesplat	rD,d(rA)
Vector Load Half Word into Half Words Even and Splat Indexed	evIhhesplatx	rD,rA,rB
Vector Load Word into Half Words and Splat	evlwhsplat	rD,d(rA)
Vector Load Word into Half Words and Splat Indexed	evlwhsplatx	rD,rA,rB
Vector Load Word into Half Words Odd Signed (with sign extension)	evlwhos	rD,d(rA)
Vector Load Word into Half Words Odd Signed Indexed (with sign extension)	evlwhosx	rD,rA,rB
Vector Load Word into Two Half Words Even	evlwhe	rD,d(rA)
Vector Load Word into Two Half Words Even Indexed	evlwhex	rD,rA,rB
Vector Load Word into Two Half Words Odd Unsigned (zero-extended)	evlwhou	rD,d(rA)
Vector Load Word into Two Half Words Odd Unsigned Indexed (zero-extended)	evlwhoux	rD,rA,rB
Vector Load Word into Word and Splat	eviwwsplat	rD,d(rA)
Vector Load Word into Word and Splat Indexed	evlwwsplatx	rD,rA,rB
Vector Merge High	evmergehi	rD,rA,rB
Vector Merge High/Low	evmergehilo	rD,rA,rB
Vector Merge Low	evmergelo	rD,rA,rB
Vector Merge Low/High	evmergelohi	rD,rA,rB

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

#### SPE and Embedded Floating-Point Instruction Model

## Table 3-4. SPE Instructions (continued)

Instruction	Mnemonic	Syntax
Vector Multiply Half Words, Even, Signed, Modulo, Fractional	evmhesmf	rD,rA,rB
Vector Multiply Half Words, Even, Signed, Modulo, Fractional and Accumulate into Words	evmhesmfaaw	rD,rA,rB
Vector Multiply Half Words, Even, Signed, Modulo, Fractional and Accumulate Negative into Words	evmhesmfanw	rD,rA,rB
Vector Multiply Half Words, Even, Signed, Modulo, Fractional, Accumulate	evmhesmfa	rD,rA,rB
Vector Multiply Half Words, Even, Signed, Modulo, Integer	evmhesmi	rD,rA,rB
Vector Multiply Half Words, Even, Signed, Modulo, Integer and Accumulate into Words	evmhesmiaaw	rD,rA,rB
Vector Multiply Half Words, Even, Signed, Modulo, Integer and Accumulate Negative into Words	evmhesmianw	rD,rA,rB
Vector Multiply Half Words, Even, Signed, Modulo, Integer, Accumulate	evmhesmia	rD,rA,rB
Vector Multiply Half Words, Even, Signed, Saturate, Fractional	evmhessf	rD,rA,rB
Vector Multiply Half Words, Even, Signed, Saturate, Fractional and Accumulate into Words	evmhessfaaw	rD,rA,rB
Vector Multiply Half Words, Even, Signed, Saturate, Fractional and Accumulate Negative into Words	evmhessfanw	rD,rA,rB
Vector Multiply Half Words, Even, Signed, Saturate, Fractional, Accumulate	evmhessfa	rD,rA,rB
Vector Multiply Half Words, Even, Signed, Saturate, Integer and Accumulate into Words	evmhessiaaw	rD,rA,rB
Vector Multiply Half Words, Even, Signed, Saturate, Integer and Accumulate Negative into Words	evmhessianw	rD,rA,rB
Vector Multiply Half Words, Even, Unsigned, Modulo, Integer	evmheumi	rD,rA,rB
Vector Multiply Half Words, Even, Unsigned, Modulo, Integer and Accumulate into Words	evmheumiaaw	rD,rA,rB
Vector Multiply Half Words, Even, Unsigned, Modulo, Integer and Accumulate Negative into Words	evmheumianw	rD,rA,rB
Vector Multiply Half Words, Even, Unsigned, Modulo, Integer, Accumulate	evmheumia	rD,rA,rB
Vector Multiply Half Words, Even, Unsigned, Saturate, Integer and Accumulate into Words	evmheusiaaw	rD,rA,rB
Vector Multiply Half Words, Even, Unsigned, Saturate, Integer and Accumulate Negative into Words	evmheusianw	rD,rA,rB
Vector Multiply Half Words, Odd, Signed, Modulo, Fractional	evmhosmf	rD,rA,rB
Vector Multiply Half Words, Odd, Signed, Modulo, Fractional and Accumulate into Words	evmhosmfaaw	rD,rA,rB
Vector Multiply Half Words, Odd, Signed, Modulo, Fractional and Accumulate Negative into Words	evmhosmfanw	rD,rA,rB
Vector Multiply Half Words, Odd, Signed, Modulo, Fractional, Accumulate	evmhosmfa	rD,rA,rB
Vector Multiply Half Words, Odd, Signed, Modulo, Integer	evmhosmi	rD,rA,rB
Vector Multiply Half Words, Odd, Signed, Modulo, Integer and Accumulate into Words	evmhosmiaaw	rD,rA,rB
Vector Multiply Half Words, Odd, Signed, Modulo, Integer and Accumulate Negative into Words	evmhosmianw	rD,rA,rB
Vector Multiply Half Words, Odd, Signed, Modulo, Integer, Accumulate	evmhosmia	rD,rA,rB
Vector Multiply Half Words, Odd, Signed, Saturate, Fractional	evmhossf	rD,rA,rB
Vector Multiply Half Words, Odd, Signed, Saturate, Fractional and Accumulate into Words	evmhossfaaw	rD,rA,rB
Vector Multiply Half Words, Odd, Signed, Saturate, Fractional and Accumulate Negative into Words	evmhossfanw	rD,rA,rB
Vector Multiply Half Words, Odd, Signed, Saturate, Fractional, Accumulate	evmhossfa	rD,rA,rB
Vector Multiply Half Words, Odd, Signed, Saturate, Integer and Accumulate into Words	evmhossiaaw	rD,rA,rB
Vector Multiply Half Words, Odd, Signed, Saturate, Integer and Accumulate Negative into Words	evmhossianw	rD,rA,rB

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

3-8 Freescale Semiconductor

### **Table 3-4. SPE Instructions (continued)**

Instruction	Mnemonic	Syntax
Vector Multiply Half Words, Odd, Unsigned, Modulo, Integer	evmhoumi	rD,rA,rB
Vector Multiply Half Words, Odd, Unsigned, Modulo, Integer and Accumulate into Words	evmhoumiaaw	rD,rA,rB
Vector Multiply Half Words, Odd, Unsigned, Modulo, Integer and Accumulate Negative into Words	evmhoumianw	rD,rA,rB
Vector Multiply Half Words, Odd, Unsigned, Modulo, Integer, Accumulate	evmhoumia	rD,rA,rB
Vector Multiply Half Words, Odd, Unsigned, Saturate, Integer and Accumulate into Words	evmhousiaaw	rD,rA,rB
Vector Multiply Half Words, Odd, Unsigned, Saturate, Integer and Accumulate Negative into Words	evmhousianw	rD,rA,rB
Vector Multiply Word High Signed, Modulo, Fractional	evmwhsmf	rD,rA,rB
Vector Multiply Word High Signed, Modulo, Fractional and Accumulate	evmwhsmfa	rD,rA,rB
Vector Multiply Word High Signed, Modulo, Integer	evmwhsmi	rD,rA,rB
Vector Multiply Word High Signed, Modulo, Integer and Accumulate	evmwhsmia	rD,rA,rB
Vector Multiply Word High Signed, Saturate, Fractional	evmwhssf	rD,rA,rB
Vector Multiply Word High Signed, Saturate, Fractional and Accumulate	evmwhssfa	rD,rA,rB
Vector Multiply Word High Unsigned, Modulo, Integer	evmwhumi	rD,rA,rB
Vector Multiply Word High Unsigned, Modulo, Integer and Accumulate	evmwhumia	rD,rA,rB
Vector Multiply Word Low Signed, Modulo, Integer and Accumulate in Words	evmwlsmiaaw	rD,rA,rB
Vector Multiply Word Low Signed, Modulo, Integer and Accumulate Negative in Words	evmwlsmianw	rD,rA,rB
Vector Multiply Word Low Signed, Saturate, Integer and Accumulate in Words	evmwlssiaaw	rD,rA,rB
Vector Multiply Word Low Signed, Saturate, Integer and Accumulate Negative in Words	evmwlssianw	rD,rA,rB
Vector Multiply Word Low Unsigned, Modulo, Integer	evmwlumi	rD,rA,rB
Vector Multiply Word Low Unsigned, Modulo, Integer and Accumulate	evmwlumia	rD,rA,rB
Vector Multiply Word Low Unsigned, Modulo, Integer and Accumulate in Words	evmwlumiaaw	rD,rA,rB
Vector Multiply Word Low Unsigned, Modulo, Integer and Accumulate Negative in Words	evmwlumianw	rD,rA,rB
Vector Multiply Word Low Unsigned, Saturate, Integer and Accumulate in Words	evmwlusiaaw	rD,rA,rB
Vector Multiply Word Low Unsigned, Saturate, Integer and Accumulate Negative in Words	evmwlusianw	rD,rA,rB
Vector Multiply Word Signed, Modulo, Fractional	evmwsmf	rD,rA,rB
Vector Multiply Word Signed, Modulo, Fractional and Accumulate	evmwsmfa	rD,rA,rB
Vector Multiply Word Signed, Modulo, Fractional and Accumulate	evmwsmfaa	rD,rA,rB
Vector Multiply Word Signed, Modulo, Fractional and Accumulate Negative	evmwsmfan	rD,rA,rB
Vector Multiply Word Signed, Modulo, Integer	evmwsmi	rD,rA,rB
Vector Multiply Word Signed, Modulo, Integer and Accumulate	evmwsmia	rD,rA,rB
Vector Multiply Word Signed, Modulo, Integer and Accumulate	evmwsmiaa	rD,rA,rB
Vector Multiply Word Signed, Modulo, Integer and Accumulate Negative	evmwsmian	rD,rA,rB
Vector Multiply Word Signed, Saturate, Fractional	evmwssf	rD,rA,rB
Vector Multiply Word Signed, Saturate, Fractional and Accumulate	evmwssfa	rD,rA,rB
Vector Multiply Word Signed, Saturate, Fractional and Accumulate	evmwssfaa	rD,rA,rB
Vector Multiply Word Signed, Saturate, Fractional and Accumulate Negative	evmwssfan	rD,rA,rB
Vector Multiply Word Unsigned, Modulo, Integer	evmwumi	rD,rA,rB
Vector Multiply Word Unsigned, Modulo, Integer and Accumulate	evmwumia	rD,rA,rB

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

#### SPE and Embedded Floating-Point Instruction Model

**Table 3-4. SPE Instructions (continued)** 

Instruction	Mnemonic	Syntax
Vector Multiply Word Unsigned, Modulo, Integer and Accumulate	evmwumiaa	rD,rA,rB
Vector Multiply Word Unsigned, Modulo, Integer and Accumulate Negative	evmwumian	rD,rA,rB
Vector NAND	evnand	rD,rA,rB
Vector Negate	evneg	rD,rA
Vector NOR <sup>1</sup>	evnor	rD,rA,rB
Vector OR <sup>2</sup>	evor	rD,rA,rB
Vector OR with Complement	evorc	rD,rA,rB
Vector Rotate Left Word	evrlw	rD,rA,rB
Vector Rotate Left Word Immediate	evrlwi	rD,rA,UIMM
Vector Round Word	evrndw	rD,rA
Vector Select	evsel	rD,rA,rB,crS
Vector Shift Left Word	evslw	rD,rA,rB
Vector Shift Left Word Immediate	evslwi	rD,rA,UIMM
Vector Shift Right Word Immediate Signed	evsrwis	rD,rA,UIMM
Vector Shift Right Word Immediate Unsigned	evsrwiu	rD,rA,UIMM
Vector Shift Right Word Signed	evsrws	rD,rA,rB
Vector Shift Right Word Unsigned	evsrwu	rD,rA,rB
Vector Splat Fractional Immediate	evsplatfi	rD,SIMM
Vector Splat Immediate	evsplati	rD,SIMM
Vector Store Double of Double	evstdd	rS,d(rA)
Vector Store Double of Double Indexed	evstddx	rS,rA,rB
Vector Store Double of Four Half Words	evstdh	rS,d(rA)
Vector Store Double of Four Half Words Indexed	evstdhx	rS,rA,rB
Vector Store Double of Two Words	evstdw	rS,d(rA)
Vector Store Double of Two Words Indexed	evstdwx	rS,rA,rB
Vector Store Word of Two Half Words from Even	evstwhe	rS,d(rA)
Vector Store Word of Two Half Words from Even Indexed	evstwhex	rS,rA,rB
Vector Store Word of Two Half Words from Odd	evstwho	rS,d(rA)
Vector Store Word of Two Half Words from Odd Indexed	evstwhox	rS,rA,rB
Vector Store Word of Word from Even	evstwwex	rS,d(rA)
Vector Store Word of Word from Even Indexed	evstwwex	rS,rA,rB
Vector Store Word of Word from Odd	evstwwo	rS,d(rA)
Vector Store Word of Word from Odd Indexed	evstwwox	rS,rA,rB
Vector Subtract from Word <sup>3</sup>	evsubfw	rD,rA,rB
Vector Subtract Immediate from Word <sup>4</sup>	evsubifw	rD,UIMM,rB
Vector Subtract Signed, Modulo, Integer to Accumulator Word	evsubfsmiaaw	rD,rA
Vector Subtract Signed, Saturate, Integer to Accumulator Word	evsubfssiaaw	rD,rA
Vector Subtract Unsigned, Modulo, Integer to Accumulator Word	evsubfumiaaw	rD,rA

3-10 Freescale Semiconductor

**Table 3-4. SPE Instructions (continued)** 

Instruction	Mnemonic	Syntax
Vector Subtract Unsigned, Saturate, Integer to Accumulator Word	evsubfusiaaw	rD,rA
Vector XOR	evxor	rD,rA,rB

evnot rD,rA is equivalent to evnor rD,rA,rA

## 3.2.3 SPE Simplified Mnemonics

Table 3-5 lists simplified mnemonics for SPE instructions.

**Table 3-5. SPE Simplified Mnemonics** 

Simplified Mnemonic	Equivalent
evmr rD,rA	evor rD,rA,rA
evnot rD,rA	evnor rD,rA,rA
evsubiw rD,rB,UIMM	evsubifw rD,UIMM,rB
evsubw rD,rB,rA	evsubfw rD,rA,rB

## 3.3 Embedded Floating-Point Instruction Set

The embedded floating-point categories require the implementation of the signal processing engine (SPE) category and consist of three distinct categories:

- Embedded vector single-precision floating-point
- Embedded scalar single-precision floating-point
- Embedded scalar double-precision floating-point

Although each of these may be implemented independently, they are defined in a single chapter because they may be implemented together.

Load and store instructions for transferring operands to and from memory are described in Section 3.3.3, "Load/Store Instructions."

References to embedded floating-point categories, embedded floating-point instructions, or embedded floating-point operations apply to all three categories.

Scalar single-precision floating-point operations use 32-bit GPRs as source and destination operands; however, double precision and vector instructions require 64-bit GPRs as described in Section 2.2.1, "General-Purpose Registers (GPRs)."

Opcodes are listed in Appendix B, "SPE and Embedded Floating-Point Opcode Listings."

<sup>&</sup>lt;sup>2</sup> **evmr rD,r**A is equivalent to **evor rD,r**A,rA

<sup>&</sup>lt;sup>3</sup> evsubw rD,rB,rA is equivalent to evsubfw rD,rA,rB

<sup>&</sup>lt;sup>4</sup> evsubiw rD,rB,UIMM is equivalent to evsubifw rD,UIMM,rB

## 3.3.1 Embedded Floating-Point Operations

This section describes embedded floating-point operational modes, data formats, underflow and overflow handling, compliance with IEEE 754, and conversion models.

#### 3.3.1.1 Operational Modes

All embedded floating-point operations are governed by the setting of the mode bit in SPEFSCR. The mode bit defines how floating-point results are computed and how floating-point exceptions are handled. Mode 0 defines a real-time, default-results-oriented mode that saturates results. Other modes are currently not defined.

#### 3.3.1.2 Floating-Point Data Formats

Single-precision floating-point data elements are 32 bits wide with 1 sign bit (s), 8 bits of biased exponent (e) and 23 bits of fraction (f). Double-precision floating-point data elements are 64 bits wide with 1 sign bit (s), 11 bits of biased exponent (e) and 52 bits of fraction (f).

In the IEEE-754 specification, floating-point values are represented in a format consisting of three explicit fields (sign field, biased exponent field, and fraction field) and an implicit hidden bit. Figure 3-3 shows floating-point data formats.




Figure 3-3. Floating-Point Data Format

For single-precision normalized numbers, the biased exponent value e lies in the range of 1 to 254 corresponding to an actual exponent value E in the range -126 to +127. For double-precision normalized numbers, the biased exponent value e lies in the range of 1 to 2046 corresponding to an actual exponent value E in the range -1022 to +1023. With the hidden bit implied to be '1' (for normalized numbers), the value of the number is interpreted as follows:

$$(-1)^s \times 2^E \times (1.fraction)$$

where E is the unbiased exponent and 1.fraction is the mantissa (or significand) consisting of a leading '1' (the hidden bit) and a fractional part (fraction field). For the single-precision format, the maximum positive normalized number (pmax) is represented by the encoding  $0x7F7F_FFFF$  which is approximately 3.4E+38, ( $2^{128}$ ), and the minimum positive normalized value (pmin) is represented by the encoding  $0x0080\_0000$  which is approximately 1.2E-38 ( $2^{-126}$ ). For the double-precision format, the maximum positive normalized number (pmax) is represented by the encoding  $0x7FEF_FFFF_FFFF_FFFF$  which is approximately 1.8E+307 ( $2^{1024}$ ), and the minimum positive normalized value (pmin) is represented by the encoding  $0x0010\_0000\_0000\_0000$  which is approximately 2.2E-308 ( $2^{-1022}$ ).

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

3-12 Freescale Semiconductor

Two specific values of the biased exponent are reserved (0 and 255 for single-precision; 0 and 2047 for double-precision) for encoding special values of +0, -0, +infinity, -infinity, and NaNs.

Zeros of both positive and negative sign are represented by a biased exponent value e of 0 and a fraction f which is 0.

Infinities of both positive and negative sign are represented by a maximum exponent field value (255 for single-precision, 2047 for double-precision) and a fraction which is 0.

Denormalized numbers of both positive and negative sign are represented by a biased exponent value e of 0 and a fraction f, which is nonzero. For these numbers, the hidden bit is defined by IEEE 754 to be 0. This number type is not directly supported in hardware. Instead, either a software interrupt handler is invoked, or a default value is defined.

NaNs (Not-a-Numbers) are represented by a maximum exponent field value (255 for single-precision, 2047 for double-precision) and a fraction, f, which is nonzero.

#### 3.3.1.3 Overflow and Underflow

Defining pmax to be the most positive normalized value (farthest from zero), pmin the smallest positive normalized value (closest to zero), nmax the most negative normalized value (farthest from zero) and nmin the smallest normalized negative value (closest to zero), an overflow is said to have occurred if the numerically correct result of an instruction is such that r > pmax or r < nmax. Additionally, an implementation may also signal overflow by comparing the exponents of the operands. In this case, the hardware examines both exponents ignoring the fractional values. If it is determined that the operation to be performed may overflow (ignoring the fractional values), an overflow may be said to occur. For addition and subtraction this can occur if the larger exponent of both operands is 254. For multiplication this can occur if the sum of the exponents of the operands less the bias is 254. Thus:

```
single-precision addition: if A_{\rm exp} >= 254 | B_{\rm exp} >= 254 then overflow double-precision addition: if A_{\rm exp} >= 2046 | B_{\rm exp} >= 2046 then overflow single-precision multiplication: if A_{\rm exp} + B_{\rm exp} - 127 >= 254 then overflow double-precision multiplication: if A_{\rm exp} + B_{\rm exp} - 1023 >= 2046 then overflow
```

An underflow is said to have occurred if the numerically correct result of an instruction is such that 0 < r < pmin or nmin < r < 0. In this case, r may be denormalized, or may be smaller than the smallest denormalized number. As with overflow detection, an implementation may also signal underflow by comparing the exponents of the operands. In this case, the hardware examines both exponents regardless of the fractional values. If it is determined that the operation to be performed may underflow (ignoring the fractional values), an underflow may be said to occur. For division, this can occur if the difference of the exponent of the A operand less the exponent of the B operand less the bias is 1. Thus:

```
single-precision division: if A_{\rm exp} - B_{\rm exp} - 127 <= 1 then underflow double-precision multiplication: if A_{\rm exp} - B_{\rm exp} - 1023 <= 1 then underflow
```

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

#### **SPE and Embedded Floating-Point Instruction Model**

Embedded floating-point operations do not produce +Inf, -Inf, NaN, or a denormalized number. If the result of an instruction overflows and floating-point overflow exceptions are disabled (SPEFSCR[FOVFE] is cleared), *pmax* or *nmax* is generated as the result of that instruction depending on the sign of the result. If the result of an instruction underflows and floating-point underflow exceptions are disabled (SPEFSCR[FUNFE] is cleared), +0 or -0 is generated as the result of that instruction based upon the sign of the result.

#### 3.3.1.4 IEEE Std 754™ Compliance

The embedded floating-point categories require a floating-point system as defined in IEEE 754 but may rely on software support in order to conform fully with the standard. Thus, whenever an input operand of the embedded floating-point instruction has data values that are +infinity, -infinity, alized, NaN, or when the result of an operation produces an overflow or an underflow, an embedded floating-point data interrupt may be taken and the interrupt handler is responsible for delivering IEEE 754–compliant behavior if desired.

When embedded floating-point invalid operation/input error exceptions are disabled (SPEFSCR[FINVE] = 0), default results are provided by the hardware when an infinity, denormalized, or NaN input is received, or for the operation 0/0. When embedded floating-point underflow exceptions are disabled (SPEFSCR[FUNFE] = 0) and the result of a floating-point operation underflows, a signed zero result is produced. The embedded floating-point round (inexact) exception is also signaled for this condition. When embedded floating-point overflow exceptions are disabled (SPEFSCR[FOVFE] = 0) and the result of a floating-point operation overflows, a pmax or nmax result is produced. The embedded floating-point round (inexact) exception is also signaled for this condition. An exception enable flag (SPEFSCR[FINXE]) is also provided for generating an embedded floating-point round interrupt when an inexact result is produced, to allow a software handler to conform to IEEE 754. An embedded floating-point data interrupt when a divide by zero operation is attempted to allow a software handler to conform to IEEE 754. All of these exceptions may be disabled, and the hardware will then deliver an appropriate default result.

The sign of the result of an addition operation is the sign of the source operand having the larger absolute value. If both operands have the same sign, the sign of the result is the same as the sign of the operands. This includes subtraction which is addition with the negation of the sign of the second operand. The sign of the result of an addition operation with operands of differing signs for which the result is zero is positive except when rounding to negative infinity. Thus -0 + -0 = -0, and all other cases which result in a zero value give +0 unless the rounding mode is rounded to negative infinity.

#### **NOTE (Programming)**

When exceptions are disabled and default results computed, operations having input values that are denormalized may provide different results on different implementations. An implementation may choose to use the denormalized value or a zero value for any computation. Thus a computational operation involving a denormalized value and a normal value may return different results depending on the implementation.

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

3-14 Freescale Semiconductor

#### 3.3.1.5 Sticky Bit Handling for Exception Conditions

The SPEFSCR defines sticky bits for retaining information about exception conditions that are detected. These sticky bits (FINXS, FINVS, FDBZS, FUNFS, and FOVFS) can be used to help provide IEEE-754 compliance. The sticky bits represent the combined OR of all previous status bits produced from any embedded floating-point operation before the last time software zeroed the sticky bit. Only software can zero a sticky bit; hardware can only set sticky bits.

The SPEFSCR is described in Section 2.2.3, "Signal Processing Embedded Floating-Point Status and Control Register (SPEFSCR)." Interrupts are described in Chapter 4, "SPE/Embedded Floating-Point Interrupt Model."

#### 3.3.1.6 Implementation Options Summary

There are several options that may be chosen for a given implementation. This section summarizes implementation-dependent functionality and should be used with the processor core documentation to determine behavior of individual implementations.

- Floating-point instruction sets can be implemented independently of one another.
- Overflow and underflow conditions may be signaled by evaluating the exponent. If the evaluation indicates an overflow or underflow could occur, the implementation may choose to signal an overflow or underflow. It is recommended that future implementations not use this estimation and that they signal overflow or underflow when they actually occur.
- If an operand for a calculation or conversion is denormalized, the implementation may choose to use a same-signed zero value in place of the denormalized operand.
- The rounding modes of +infinity and -infinity are not required to be handled by an implementation. If an implementation does not support ±infinity rounding modes and the rounding mode is set to be +infinity or -infinity, an embedded floating-point round interrupt occurs after every floating-point instruction for which rounding may occur, regardless of the value of FINXE, unless an embedded floating-point data interrupt also occurs and is taken.
- For absolute value, negate, and negative absolute value operations, an implementation may choose either to simply perform the sign bit operation, ignoring exceptions, or to compute the operation and handle exceptions and saturation where appropriate.
- SPEFSCR[FGH,FXH] are undefined on completion of a scalar floating-point operation. An implementation may choose to zero them or leave them unchanged.
- An implementation may choose to only implement sticky bit setting by hardware for FDBZS and FINXS, allowing software to manage the other sticky bits. It is recommended that all future implementations implement all sticky bit setting in hardware.
- For 64-bit implementations, the upper 32 bits of the destination register are undefined when the result of a scalar floating-point operation is a 32-bit result. It is recommended that future 64-bit implementations produce 64-bit results for the results of 64-bit convert-to-integer values.

## 3.3.1.7 Saturation, Shift, and Bit Reverse Models

For saturation, left shifts, and bit reversal, the pseudo-RTL is provided here to more accurately describe those functions referenced in the instruction pseudo-RTL.

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

#### **3.3.1.7.1** Saturation

```
SATURATE(ov, carry, sat_ovn, sat_ov, val)
if ov then
    if carry then
       return sat_ovn
    else
       return sat_ov
else
    return val
```

#### 3.3.1.7.2 Shift Left

```
SL(value, cnt)
if cnt > 31 then
   return 0
else
   return (value << cnt)</pre>
```

#### 3.3.1.7.3 Bit Reverse

```
BITREVERSE (value)
```

```
result ← 0
mask ←1
shift ←31
cnt ←32
while cnt > 0 then do
   t ←value & mask
   if shift >= 0 then
        result ←(t << shift) | result
   else
        result ←(t >> -shift) | result
   cnt ← cnt - 1
   shift ← shift - 2
   mask ← mask << 1
return result
```

## 3.3.2 Embedded Vector and Scalar Floating-Point Instructions

The embedded floating-point operations are IEEE 754—compliant with software exception handlers and offer a simpler exception model than the Power ISA floating-point instructions that use the floating-point registers (FPRs). Instead of FPRs, these instructions use GPRs to offer improved performance for converting among floating-point, integer, and fractional values. Sharing GPRs allows vector floating-point instructions to use SPE load and store instructions.

#### NOTE

Note that the vector and scalar versions of the instructions have the same syntax.

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

3-16 Freescale Semiconductor

Table 3-6 lists the vector and scalar floating-point instructions.

Table 3-6. Vector and Scalar Floating-Point Instructions

In a decided to the second sec		Single-Precision		_
Instruction	Scalar	Vector	Precision Scalar	Syntax
Convert Floating-Point Double- from Single-Precision	_	_	efdcfs	rD,rB
Convert Floating-Point from Signed Fraction	efscfsf	evfscfsf	efdcfsf	rD,rB
Convert Floating-Point from Signed Integer	efscfsi	evfscfsi	efdcfsi	rD,rB
Convert Floating-Point from Unsigned Fraction	efscfuf	evfscfuf	efdcfuf	rD,rB
Convert Floating-Point from Unsigned Integer	efscfui	evfscfui	efdcfui	rD,rB
Convert Floating-Point Single- from Double-Precision	_	_	efscfd	rD,rB
Convert Floating-Point to Signed Fraction	efsctsf	evfsctsf	efdctsf	rD,rB
Convert Floating-Point to Signed Integer	efsctsi	evfsctsi	efdctsi	rD,rB
Convert Floating-Point to Signed Integer with Round toward Zero	efsctsiz	evfsctsiz	efdctsiz	rD,rB
Convert Floating-Point to Unsigned Fraction	efsctuf	evfsctuf	efdctuf	rD,rB
Convert Floating-Point to Unsigned Integer	efsctui	evfsctui	efdctui	rD,rB
Convert Floating-Point to Unsigned Integer with Round toward Zero	efsctuiz	evfsctuiz	efdctuiz	rD,rB
Floating-Point Absolute Value	efsabs <sup>1</sup>	evfsabs	efdabs	rD,rA
Floating-Point Add	efsadd	evfsadd	efdadd	rD,rA,rB
Floating-Point Compare Equal	efscmpeq	evfscmpeq	efdcmpeq	crD,rA,rB
Floating-Point Compare Greater Than	efscmpgt	evfscmpgt	efdcmpgt	crD,rA,rB
Floating-Point Compare Less Than	efscmplt	evfscmplt	efdcmplt	crD,rA,rB
Floating-Point Divide	efsdiv	evfsdiv	efddiv	rD,rA,rB
Floating-Point Multiply	efsmul	evfsmul	efdmul	rD,rA,rB
Floating-Point Negate	efsneg <sup>1</sup>	evfsneg	efdneg	rD,rA
Floating-Point Negative Absolute Value	efsnabs <sup>1</sup>	evfsnabs	efdnabs	rD,rA
Floating-Point Subtract	efssub	evfssub	efdsub	rD,rA,rB
Floating-Point Test Equal	efststeq	evfststeq	efdtsteq	crD,rA,rB
Floating-Point Test Greater Than	efststgt	evfststgt	efdtstgt	crD,rA,rB
Floating-Point Test Less Than	efststlt	evfststlt	efdtstlt	crD,rA,rB
SPE Double Word Load/Store	Instructions	S		
Vector Load Double Word into Double Word	_	evldd	evldd	rD, <b>d(</b> rA)
Vector Load Double Word into Double Word Indexed	_	evlddx	evlddx	rD,rA,rB
Vector Merge High	_	evmergehi	evmergehi	rD,rA,rB
Vector Merge Low	_	evmergelo	evmergelo	rD,rA,rB
Vector Store Double of Double	_	evstdd	evstdd	rS,d(rA)
Vector Store Double of Double Indexed	_	evstddx	evstddx	rS,rA,rB

Note: On some cores, floating-point operations that produce a result of zero may generate an incorrect sign.

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

Exception detection for these instructions is implementation dependent. On some devices, infinities, NaNs, and denorms are always be treated as Norms. No exceptions are taken if SPEFSCR[FINVE] = 1.

#### Load/Store Instructions 3.3.3

Embedded floating-point instructions use GPRs to hold and operate on floating-point values. Standard load and store instructions are used to move the data to and from memory. If vector single-precision or scalar double-precision embedded floating-point instructions are implemented on a 32-bit implementation, the GPRs are 64 bits wide. Because a 32-bit implementation contains no load or store instructions that operate on 64-bit data, the following SPE load/store instructions are used:

- evldd—Vector Load Doubleword into Doubleword
- evlddx—Vector Load Doubleword into Doubleword Indexed
- evstdd—Vector Store Doubleword of Doubleword
- evstddx—Vector Store Doubleword of Doubleword
- evmergehi—Vector Merge High
- evmergelo—Vector Merge Low

#### 3.3.3.1 **Floating-Point Conversion Models**

Pseudo-RTL models for converting floating-point to and from non-floating-point is provided in Section 5.3.2, "Embedded Floating-Point Conversion Models," as a group of functions called from the individual instruction pseudo-RTL descriptions, which are included in the instruction descriptions in Chapter 5, "Instruction Set."

# Chapter 4 SPE/Embedded Floating-Point Interrupt Model

This chapter describes the SPE interrupt model, including the SPE embedded floating-point interrupts

#### 4.1 Overview

The SPE defines additional exceptions that can generate an alignment interrupt and three additional interrupts to allow software handling of exceptions that may occur during execution of SPE.embedded floating-point instructions. These are shown in Table 4-1 and described in detail in the following sections.

Synchronous/ **MSR** DBCR0/TCR **IVOR** Interrupt **Exception ESR** Category **Page Precise** Mask Mask IVOR5 Alignment Alignment Synchronous/ [ST],[FP,AP,SPV] SPE/ 4.2.2/4-2 Precise [EPID],[VLEMI] Embedded FF IVOR32 SPE/embedded SPE unavailable Synchronous/ SPV, [VLEMI] SPE 4.2.3/4-2 floating-point1 Precise IVOR33 Embedded SPV, [VLEMI] Embedded Synchronous/ Embedded 4.2.4/4-3 Precise FΡ floating-point data floating-point data IVOR34 Embedded Embedded Synchronous/ SPV, [VLEMI] Embedded 4.2.2/4-2 floating-point round floating-point round Precise

Table 4-1. SPE/SPE Embedded Floating-Point Interrupt and Exception Types

## 4.2 SPE Interrupts

This section describes the interrupts that can be generated when an SPE/embedded floating-point exception is encountered.

## 4.2.1 Interrupt-Related Registers

Figure 4-1 shows the register resources that are defined by the base category and by the SPE interrupt model. Base category resources are described in the EREF.




Figure 4-1. SPE Interrupt-Related Registers

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

Other implementations use IVOR32 for vector (AltiVec) unavailable interrupts.




Figure 4-1. SPE Interrupt-Related Registers

## 4.2.2 Alignment Interrupt

An SPE vector alignment exception occurs if the EA of any of the following instructions in not aligned to a 64-bit boundary: **evldd**, **evlddx**, **evldw**, **evldw**, **evldh**, **evldhx**, **evstdd**, **evstddx**, **evstdw**, **evstdw**, **evstdw**, **evstdhx**. When an SPE vector alignment exception occurs, an alignment interrupt is taken and the processor suppresses execution of the instruction causing the exception. SRR0, SRR1, MSR, ESR, and DEAR are modified as follows:

- SRR0 is set to the EA of the instruction causing the interrupt.
- SRR1 is set to the contents of the MSR at the time of the interrupt.
- MSR bits CE, ME, and DE are unchanged. All other bits are cleared.
- ESR[SPV] is set. ESR[ST] is set if the instruction causing the interrupt is a store. All other ESR bits are cleared.
- DEAR is updated with the EA of the access that caused the exception. This is generally the EA of
  the instruction, except for some instructions that are misaligned or that reference multiple storage
  element.

Instruction execution resumes at address IVPR[0-47]||IVOR5[48-59]||0b0000.

## 4.2.3 SPE/Embedded Floating-Point Unavailable Interrupt

An SPE/embedded floating-point unavailable exception occurs on an attempt to execute any of the following instructions and MSR[SPV] is not set:

- SPE instruction (except **brinc**)
- An embedded scalar double-precision instruction
- A vector single-precision floating-point instructions

It is not used by embedded scalar single-precision floating-point instructions.

If this exception occurs, an SPE/embedded floating-point unavailable interrupt is taken and the processor suppresses execution of the instruction causing the exception. Registers are modified as follows:

The SRR0, SRR1, MSR, and ESR registers are modified as follows:

- SRR0 is set to the EA of the instruction causing the interrupt.
- SRR1 is set to the contents of the MSR at the time of the interrupt.
- MSR bits CE, ME, and DE are unchanged. All other bits are cleared.
- ESR bits SPV (and VLEMI if VLE is implemented and the instruction causing the interrupt resides in VLE storage) are set. All other ESR bits are cleared.

Instruction execution resumes at address IVPR[0–47]||IVOR32[48–59]||0b0000.

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

4-2 Freescale Semiconductor

#### **NOTE (Software)**

Software should use this interrupt to determine if the application is using the upper 32 bits of the GPRs and thus is required to save and restore them on a context switch.

#### 4.2.4 SPE Embedded Floating-Point Interrupts

The following sections describe SPE embedded floating-point interrupts:

- Section 4.2.4.1, "Embedded Floating-Point Data Interrupt"
- Section 4.2.4.2, "Embedded Floating-Point Round Interrupt"

#### 4.2.4.1 Embedded Floating-Point Data Interrupt

The embedded floating-point data interrupt vector is used for enabled floating-point invalid operation/input error, underflow, overflow, and divide-by-zero exceptions (collectively called floating-point data exceptions). When one of these enabled exceptions occurs, the processor suppresses execution of the instruction causing the exception. The SRR0, SRR1, MSR, ESR, and SPEFSCR are modified as follows:

- SRR0 is set to the EA of the instruction causing the interrupt.
- SRR1 is set to the contents of the MSR at the time of the interrupt.
- MSR bits CE, ME, and DE are unchanged. All other bits are cleared.
- ESR[SPV] is set. All other ESR bits are cleared.
- One or more SPEFSCR status bits are set to indicate the type of exception. The affected bits are FINVH, FINV, FDBZH, FDBZ, FOVFH, FOVF, FUNFH, and FUNF. SPEFSCR[FG,FGH, FX, FXH] are cleared.

Instruction execution resumes at address IVPR[0-47]||IVOR33[48-59]||0b0000.

## 4.2.4.2 Embedded Floating-Point Round Interrupt

The embedded floating-point round interrupt occurs if no other floating-point data interrupt is taken and one of the following conditions is met:

- SPEFSCR[FINXE] is set and the unrounded result of an operation is not exact
- SPEFSCR[FINXE] is set, an overflow occurs, and overflow exceptions are disabled (FOVF or FOVFH set with FOVFE cleared)
- An underflow occurs and underflow exceptions are disabled (FUNF set with FUNFE cleared)

The embedded floating-point round interrupt does not occur if an enabled embedded floating-point data interrupt occurs.

#### **NOTE (Programming)**

If an implementation does not support ±infinity rounding modes and the rounding mode is set to be +infinity or -infinity, an embedded floating-point round interrupt occurs after every embedded floating-point instruction for which rounding might occur regardless of the FINXE value, if no higher priority exception exists.

When an embedded floating-point round interrupt occurs, the unrounded (truncated) result of an inexact high or low element is placed in the target register. If only a single element is inexact, the other exact element is updated with the correctly rounded result, and the FG and FX bits corresponding to the other exact element are be 0.

FG (FGH) and FX (FXH) are provided so an interrupt handler can round the result as it desires. FG (FGH) is the value of the bit immediately to the right of the lsb of the destination format mantissa from the infinitely precise intermediate calculation before rounding. FX (FXH) is the value of the OR of all bits to the right of the FG (FGH) of the destination format mantissa from the infinitely precise intermediate calculation before rounding.

The SRR0, SRR1, MSR, ESR, and SPEFSCR are modified as follows:

- SRR0 is set to the EA of the instruction following the instruction causing the interrupt.
- SRR1 is set to the contents of the MSR at the time of the interrupt.
- MSR bits CE, ME, and DE are unchanged. All other bits are cleared.
- ESR[SPV] is set. All other ESR bits are cleared.
- SPEFSCR[FGH,FG,FXH,FX] are set appropriately. SPEFSCR[FINXS] is set.

Instruction execution resumes at address IVPR[0-47]||IVOR34[48-59]||0b0000.

## 4.3 Interrupt Priorities

The priority order among the SPE and embedded floating-point interrupts is as follows:

- 1. SPE/embedded floating-point unavailable interrupt
- 2. SPE vector alignment interrupt
- 3. Embedded floating-point data interrupt
- 4. Embedded floating-point round interrupt

The EREF describes how these interrupts are prioritized among the other Power ISA interrupts. Only one of the above types of synchronous interrupts may have an existing exception generating it at any given time. This is guaranteed by the exception priority mechanism and the requirements of the sequential execution model.

## 4.4 Exception Conditions

The following sections describe the exception conditions that can generate the interrupts described in Section 4.2, "SPE Interrupts." Enable and status bits associated with these programming exceptions can

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

4-4 Freescale Semiconductor

4-5

be found in the SPEFSCR, described in Section 2.2.3, "Signal Processing Embedded Floating-Point Status and Control Register (SPEFSCR)."

## 4.4.1 Floating-Point Exception Conditions

This section describes the conditions that generate exceptions that, depending on how the processor is configured, may generate an interrupt.

## 4.4.1.1 Denormalized Values on Input

Any denormalized value used as an operand may be truncated by the implementation to a properly signed zero value.

#### 4.4.1.2 Embedded Floating-Point Overflow and Underflow

Defining pmax to be the most positive normalized value (farthest from zero), pmin the smallest positive normalized value (closest to zero), nmax the most negative normalized value (farthest from zero) and nmin the smallest normalized negative value (closest to zero), an overflow is said to have occurred if the numerically correct result (r) of an instruction is such that r>pmax or r<nmax. An underflow is said to have occurred if the numerically correct result of an instruction is such that 0<re>r<nmax</e>. In this case, r may be denormalized, or may be smaller than the smallest denormalized number.

The embedded floating-point categories do not produce +infinity, -infinity, NaN, or denormalized numbers. If the result of an instruction overflows and embedded floating-point overflow exceptions are disabled (SPEFSCR[FOVFE]=0), pmax or nmax is generated as the result of that instruction depending upon the sign of the result. If the result of an instruction underflows and embedded floating-point underflow exceptions are disabled (SPEFSCR[FUNFE]=0), +0 or -0 is generated as the result of that instruction based upon the sign of the result.

If an overflow occurs, SPEFSCR[FOVF FOVFH] are set appropriately, or if an underflow occurs, SPEFSCR[FUNF FUNFH] are set appropriately. If either embedded floating-point underflow or embedded floating-point overflow exceptions are enabled and a corresponding status bit is 1, an embedded floating-point data interrupt is taken and the destination register is not updated.

#### **NOTE (Programming)**

On some implementations, operations that result in overflow or underflow are likely to take significantly longer than those that do not. For example, these operations may cause a system error handler to be invoked; on such implementations, the system error handler updates overflow bits appropriately.

## 4.4.1.3 Embedded Floating-Point Invalid Operation/Input Errors

Embedded floating-point invalid operation/input errors occur when an operand to an operation contains an invalid input value. If any of the input values are infinity, denorm, or NaN, or for an embedded floating-point divide instruction both operands are +/-0, SPEFSCR[FINV FINVH] are set appropriately,

Freescale Semiconductor

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

#### SPE/Embedded Floating-Point Interrupt Model

and SPEFSCR[FGH FXH FG FX] are cleared appropriately. If SPEFSCR[FINVE]=1, an embedded floating-point data interrupt is taken and the destination register is not updated.

#### 4.4.1.4 **Embedded Floating-Point Round (Inexact)**

If any result element of an embedded floating-point instruction is inexact, or overflows but embedded floating-point overflow exceptions are disabled, or underflows but embedded floating-point underflow exceptions are disabled, and no higher priority interrupt occurs, SPEFSCR[FINXS] is set. If the embedded floating-point round (inexact) exception is enabled, an embedded floating-point round interrupt occurs. In this case, the destination register is updated with the truncated results. SPEFSCR[FGH FXH FG FX] are properly updated to allow rounding to be performed in the interrupt handler.

SPEFSCR[FG FX] (SPEFSCR[FGH FXH]) are cleared if an embedded floating-point data interrupt is taken due to overflow or underflow, or if an embedded floating-point invalid operation/input error is signaled for the low (high) element (regardless of SPEFSCR[FINVE]).

#### 4.4.1.5 **Embedded Floating-Point Divide by Zero**

If an embedded floating-point divide instruction executes and an embedded floating-point invalid operation/input error does not occur and the instruction is executed with a +/-0 divisor value and a finite normalized nonzero dividend value, an embedded floating-point divide by zero exception occurs and SPEFSCR[FDBZ FDBZH] are set appropriately. If embedded floating-point divide by zero exceptions are enabled, an embedded floating-point data interrupt is then taken and the destination register is not updated.

#### 4.4.1.6 **Default Results**

Default results are generated when an embedded floating-point invalid operation/input error, embedded floating-point overflow, embedded floating-point underflow, or embedded floating-point divide by zero occurs on an embedded floating-point operation. Default results provide a normalized value as a result of the operation. In general, denormalized results and underflows are cleared and overflows are saturated to the maximum representable number.

Default results for each operation are described in Section 5.3.4, "Embedded Floating-Point Results."

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0 4-6 Freescale Semiconductor

# **Chapter 5 Instruction Set**

This chapter describes the SPE instructions and the embedded floating-point instructions, which are as follows:

- Single-precision scalar floating-point (SPE FS)
- Single-precision vector floating-point (SPE FV)
- Double-precision scalar floating-point (SPE FD)

#### 5.1 Notation

The definitions and notation listed in Table 5-1 are used throughout this chapter in the instruction descriptions.

**Table 5-1. Notation Conventions** 

Symbol	Meaning
X <sub>p</sub>	Bit p of register/field X
X <sub>field</sub>	The bits composing a defined field of X. For example, $X_{sign}$ , $X_{exp}$ , and $X_{frac}$ represent the sign, exponent, and fractional value of a floating-point number X
X <sub>p:q</sub>	Bits p through q of register/field X
Х <sub>р q</sub>	Bits p, q, of register/field X
¬Х	The one's complement of the contents of X
Field i	Bits 4×i through 4×i+3 of a register
II	Describes the concatenation of two values. For example, 010    111 is the same as 010111.
x <sup>n</sup>	x raised to the n <sup>th</sup> power
<sup>n</sup> x	The replication of x, n times (i.e., x concatenated to itself n–1 times). <sup>n</sup> 0 and <sup>n</sup> 1 are special cases: <sup>n</sup> 0 means a field of n bits with each bit equal to 0. Thus <sup>5</sup> 0 is equivalent to 0b0_0000. <sup>n</sup> 1 means a field of n bits with each bit equal to 1. Thus <sup>5</sup> 1 is equivalent to 0b1_1111.
/, //, ///,	A reserved field in an instruction or in a register.

#### 5.2 Instruction Fields

Table 5-2 describes instruction fields.

**Table 5-2. Instruction Field Descriptions** 

Field	Description
CRS (11-13)	Used to specify a CR field to be used as a source
D (16–31)	Immediate field used to specify a 16-bit signed two's complement integer that is sign-extended to 64 bits
LI (6–29)	Immediate field specifying a 24-bit signed two's complement integer that is concatenated on the right with 0b00 and sign-extended to 64 bits
LK (31)	LINK bit. Indicates whether the link register (LR) is set.  0 Do not set the LR.  1 Set the LR. The sum of the value 4 and the address of the branch instruction is placed into the LR.
OPCD (0-5)	Primary opcode field
rA (11–15)	Used to specify a GPR to be used as a source or as a target
rB (16–20)	Used to specify a GPR to be used as a source
RS (6–10)	Used to specify a GPR to be used as a source
RD (6–10)	Used to specify a GPR to be used as a target
SIMM (16-31)	Immediate field used to specify a 16-bit signed integer
UIMM (16–31)	Immediate field used to specify a 16-bit unsigned integer

## 5.3 Description of Instruction Operations

The operation of most instructions is described by a series of statements using a semiformal language at the register transfer level (RTL), which uses the general notation given in Table 5-1 and Table 5-2 and the RTL-specific conventions in Table 5-3. See the example in Figure 5-1. Some of this notation is used in the formal descriptions of instructions.

The RTL descriptions cover the normal execution of the instruction, except that 'standard' setting of the condition register, integer exception register, and floating-point status and control register are not always shown. (Non-standard setting of these registers, such as the setting of condition register field 0 by the **stwcx.** instruction, is shown.) The RTL descriptions do not cover all cases in which exceptions may occur, or for which the results are boundedly undefined, and may not cover all invalid forms.

RTL descriptions specify the architectural transformation performed by the execution of an instruction. They do not imply any particular implementation.

Table 5-3. RTL Notation

Notation	Meaning	
<b>←</b>	Assignment	
←f	Assignment in which the data may be reformatted in the target location	
7	NOT logical operator (one's complement)	

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

5-2 Freescale Semiconductor

### Table 5-3. RTL Notation (continued)

Notation	Meaning
+	Two's complement addition
_	Two's complement subtraction, unary minus
×	Multiplication
÷	Division (yielding quotient)
+ <sub>dp</sub>	Floating-point addition, double precision
-dp	Floating-point subtraction, double precision
× <sub>dp</sub>	Floating-point multiplication, double precision
÷dp	Floating-point division quotient, double precision
+ <sub>sp</sub>	Floating-point addition, single precision
-sp	Floating-point subtraction, single precision
×sf	Signed fractional multiplication. Result of multiplying two quantities of bit lengths $x$ and $y$ taking the least significant $x+y-1$ bits of the product and concatenating a 0 to the lsb forming a signed fractional result of $x+y$ bits.
× <sub>si</sub>	Signed integer multiplication
× <sub>sp</sub>	Floating-point multiplication, single precision
÷sp	Floating-point division, single precision
× <sub>fp</sub>	Floating-point multiplication to infinite precision (no rounding)
× <sub>ui</sub>	Unsigned integer multiplication
=, ≠	Equals, Not Equals relations
<, ≤, >, ≥	Signed comparison relations
< <sub>u</sub> , > <sub>u</sub>	Unsigned comparison relations
?	Unordered comparison relation
&,	AND, OR logical operators
⊕, ≡	Exclusive OR, Equivalence logical operators ((a≡b) = (a⊕¬b))
>>, <<	Shift right or left logical
ABS(x)	Absolute value of x
EXTS(x)	Result of extending x on the left with signed bits
EXTZ(x)	Result of extending x on the left with zeros
GPR(x)	General-purpose register x
MASK(x, y)	Mask having 1s in bit positions x through y (wrapping if x>y) and 0s elsewhere
MEM(x,1)	Contents of the byte of memory located at address x
MEM(x,y) (for y={2,4,8})	Contents of y bytes of memory starting at address x. If big-endian memory, the byte at address x is the MSB and the byte at address x+y-1 is the LSB of the value being accessed. If little-endian memory, the byte at address x is the LSB and the byte at address x+y-1 is the MSB.

**Table 5-3. RTL Notation (continued)** 

Notation	Meaning
undefined	An undefined value. The value may vary between implementations and between different executions on the same implementation.
if then else	Conditional execution, indenting shows range; else is optional
do	Do loop, indenting shows range. 'To' and/or 'by' clauses specify incrementing an iteration variable, and a 'while' clause gives termination conditions.

Precedence rules for RTL operators are summarized in Table 5-4. Operators higher in the table are applied before those lower in the table. Operators at the same level in the table associate from left to right, from right to left, or not at all, as shown. (For example, – associates from left to right, so a–b–c = (a–b)–c.) Parentheses are used to override the evaluation order implied by the table or to increase clarity; parenthesized expressions are evaluated before serving as operands.

**Table 5-4. Operator Precedence** 

Operators	Associativity
Subscript, function evaluation	Left to right
Pre-superscript (replication), post-superscript (exponentiation)	Right to left
unary –, ¬	Right to left
×, ÷	Left to right
+, -	Left to right
II	Left to right
=, ≠, <, ≤, >, ≥, < <sub>u</sub> , > <sub>u</sub> , ?	Left to right
&, ⊕, ≡	Left to right
I	Left to right
: (range)	None
←	None

#### 5.3.1 SPE Saturation and Bit-Reverse Models

For saturation and bit reversal, the pseudo RTL is provided here to more accurately describe those functions that are referenced in the instruction pseudo RTL.

#### 5.3.1.1 Saturation

```
SATURATE(overflow, carry, saturated_underflow, saturated_overflow, value)
if overflow then
    if carry then
        return saturated_underflow
    else
        return saturated_overflow
```

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

5-4 Freescale Semiconductor

```
else return value
```

#### 5.3.1.2 Bit Reverse

```
\begin{aligned} & \text{BITREVERSE(value)} \\ & \text{result} \leftarrow 0 \\ & \text{mask} \leftarrow 1 \\ & \text{shift} \leftarrow 31 \\ & \text{cnt} \leftarrow 32 \\ & \text{while cnt} > 0 \text{ then do} \\ & & \text{t} \leftarrow \text{data \& mask} \\ & \text{if shift} >= 0 \text{ then} \\ & & \text{result} \leftarrow (\text{t} << \text{shift}) \mid \text{result} \\ & \text{else} \\ & & \text{result} \leftarrow (\text{t} >> -\text{shift}) \mid \text{result} \\ & \text{cnt} \leftarrow \text{cnt} - 1 \\ & \text{shift} \leftarrow \text{shift} - 2 \\ & & \text{mask} \leftarrow \text{mask} << 1 \\ & \text{return result} \end{aligned}
```

## 5.3.2 Embedded Floating-Point Conversion Models

The embedded floating-point instructions defined by the signal processing engine (SPE) contain floating-point conversion to and from integer and fractional type instructions. The floating-point to-and-from non–floating-point conversion model pseudo-RTL is provided in Table 5-5 as a group of functions that is called from the individual instruction pseudo-RTL descriptions.

**Table 5-5. Conversion Models** 

Function	Name	Reference		
Common Functions				
Round a 32-bit value	Round32(fp,guard,sticky)	5.3.2.1.3/5-6		
Round a 64-bit value	Round64(fp,guard,sticky)	5.3.2.1.4/5-7		
Signal floating-point error	SignalFPError	5.3.2.1.2/5-6		
Is a 32-bit value a NaN or infinity?	Isa32NaNorinfinity(fp)	5.3.2.1.1/5-6		
F	Floating-Point Conversions			
Convert from single-precision floating-point to integer word with saturation	CnvtFP32Tol32Sat(fp,signed,upper_lower,round,fractional)	5.3.2.2/5-7		
Convert from double-precision floating-point to integer word with saturation	CnvtFP64ToI32Sat(fp,signed,round,fractional)	5.3.2.3/5-9		
Convert from double-precision floating-point to integer double word with saturation	CnvtFP64ToI64Sat(fp,signed,round)	5.3.2.4/5-10		
Convert to single-precision floating-point from integer word with saturation	Cnvtl32ToFP32Sat(v,signed,upper_lower,fractional)	5.3.2.5/5-11		
Convert to double-precision floating-point from integer double word with saturation	Cnvtl64ToFP64Sat(v,signed)	5.3.2.7/5-13		

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

Table 5-5. Conversion Models (continued)

Function	Name	Reference	
Integer Saturate			
Integer saturate	SATURATE(ovf,carry,neg_sat,pos_sat,value)	5.3.3/5-14	

#### 5.3.2.1 Common Embedded Floating-Point Functions

This section includes common functions used by the functions in subsequent sections.

#### 5.3.2.1.1 32-Bit NaN or Infinity Test

```
// Determine if fp value is a NaN or infinity
Isa32NaNorInfinity(fp)
return (fp_{exp} = 255)
Isa32NaN(fp)
return ((fp_{exp} = 255) \& (fp_{frac} \neq 0))
Isa32Infinity(fp)
return ((fp_{exp} = 255) & (fp_{frac} = 0))
// Determine if fp value is denormalized
Isa32Denorm(fp)
return ((fp_{exp} = 0) & (fp_{frac} \neq 0))
// Determine if fp value is a NaN or Infinity
Isa64NaNorInfinity(fp)
return (fp_{exp} = 2047)
Isa64NaN(fp)
return ((fp<sub>exp</sub> = 2047) & (fp<sub>frac</sub> \neq 0))
Isa64Infinity(fp)
return ((fp<sub>exp</sub> = 2047) & (fp<sub>frac</sub> = 0))
// Determine if fp value is denormalized
Isa64Denorm(fp)
return ((fp<sub>exp</sub> = 0) & (fp<sub>frac</sub> \neq 0))
```

#### 5.3.2.1.2 Signal Floating-Point Error

```
// Signal a Floating-Point Error in the SPEFSCR
SignalFPError(upper_lower, bits)
if (upper_lower = UPPER) then
    bits \leftarrow bits << 15
SPEFSCR \leftarrow SPEFSCR | bits
bits \leftarrow (FG | FX)
if (upper_lower = UPPER) then
    bits \leftarrow bits << 15
SPEFSCR \leftarrow SPEFSCR & \text{-bits}</pre>
```

#### 5.3.2.1.3 Round a 32-Bit Value

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

5-6 Freescale Semiconductor

```
\begin{array}{c} v \text{[0:23]} \leftarrow f p_{frac} + 1 \\ \text{if } v \text{[0] then} \\ \text{if } (f p_{exp} >= 254) \text{ then} \\ \text{// overflow} \\ \text{fp} \leftarrow f p_{sign} \mid\mid \text{0b111111110} \mid\mid ^{23}\text{1} \\ \text{else} \\ \text{fp}_{exp} \leftarrow f p_{exp} + 1 \\ \text{fp}_{frac} \leftarrow v_{1:23} \\ \text{else} \\ \text{fp}_{frac} \leftarrow v \text{[1:23]} \\ \text{else if } (\text{(SPEFSCR}_{FRMC} \& \text{0b10)} = \text{0b10)} \text{ then} \text{ // infinity modes} \\ \text{// implementation dependent} \\ \text{return fp} \end{array}
```

#### 5.3.2.1.4 Round a 64-Bit Value

```
// Round a result
Round64 (fp, guard, sticky)
FP32format fp;
if (SPEFSCR_{FINXE} = 0) then
     if (SPEFSCR_{FRMC} = 0b00) then
                                                   // nearest
           if (guard) then
                 if (sticky | fp_{frac[51]}) then
                       v[0:52] \leftarrow fp_{frac} + 1
                       if v[0] then
                             if (fp_{exp} >= 2046) then
                                  // overflow
                                   \texttt{fp} \leftarrow \texttt{fp}_{\texttt{sign}} \ | \ | \ \texttt{0b111111111110} \ | \ | \ ^{52}\texttt{1}
                             else
                                   fp_{exp} \leftarrow fp_{exp} + 1
                                   fp_{frac} \leftarrow v_{1:52}
                       else
                             \texttt{fp}_{\texttt{frac}} \leftarrow \texttt{v}_{\texttt{1:52}}
     else if ((SPEFSCR_{FRMC} \& 0b10) = 0b10) then
                                                                    // infinity modes
           // implementation dependent
return fp
```

## 5.3.2.2 Convert from Single-Precision Floating-Point to Integer Word with Saturation

```
// Convert 32-bit floating point to integer/factional
    signed = SIGN or UNSIGN
//
    upper_lower = UPPER or LOWER
//
     round = ROUND or TRUNC
    fractional = F (fractional) or I (integer)
CnvtFP32ToI32Sat(fp, signed, upper lower, round, fractional)
FP32format fp;
if (Isa32NaNorInfinity(fp)) then // SNaN, QNaN, +-INF
    SignalFPError(upper_lower, FINV)
    if (Isa32NaN(fp)) then
       return 0x00000000
                             // all NaNs
    if (signed = SIGN) then
        if (fp_{sign} = 1) then
            return 0x80000000
            return 0x7fffffff
    else
        if (fp_{sign} = 1) then
```

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

```
return 0x00000000
          else
               return Oxffffffff
if (Isa32Denorm(fp)) then
     SignalFPError(upper_lower, FINV)
     return 0x00000000
                                // regardless of sign
if ((signed = UNSIGN) & (fp_{sign} = 1)) then
     SignalFPError(upper_lower, FOVF) // overflow
     return 0x00000000
if ((fp_{exp} = 0) & (fp_{frac} = 0)) then
     return 0x00000000
                                // all zero values
if (fractional = I) then // convert to integer
     max_exp \leftarrow 158
     \begin{array}{l} \text{shi\overline{f}t} \leftarrow \text{158 - fp}_{\text{exp}} \\ \text{if (signed = SIGN) then} \end{array}
          if ((fp_{exp} \neq 158) \mid (fp_{frac} \neq 0) \mid (fp_{sign} \neq 1)) then
               max_{exp} \leftarrow max_{exp} - 1
                                    // fractional conversion
else
     max exp \leftarrow 126
     shift \leftarrow 126 - fp<sub>exp</sub> if (signed = SIGN) then
          shift \leftarrow shift + 1
if (fp_{exp} > max_{exp}) then
     SignalFPError(upper_lower, FOVF) // overflow
     if (signed = SIGN) then
          if (fp_{sign} = 1) then
               return 0x80000000
          else
               return 0x7fffffff
     else
          return Oxfffffff
result \leftarrow 0b1 || fp<sub>frac</sub> || 0b00000000 // add U to frac
guard \leftarrow 0
sticky \leftarrow 0
for (n \leftarrow 0; n < shift; n \leftarrow n + 1) do
     sticky ← sticky | guard
     guard \leftarrow result & 0x00000001
     result \leftarrow result > 1
// Report sticky and guard bits
if (upper_lower = UPPER) then
     \overline{\text{SPEFSCR}_{\text{FGH}}} \leftarrow \text{guard}
     SPEFSCR_{FXH} \leftarrow sticky
else
     \texttt{SPEFSCR}_{\texttt{FG}} \leftarrow \texttt{guard}
     SPEFSCR_{FX} \leftarrow sticky
if (guard | sticky) then
     SPEFSCR_{FINXS} \leftarrow 1
// Round the integer result
if ((round = ROUND) & (SPEFSCR_{FINXE} = 0)) then
     if (SPEFSCR_{FRMC} = 0b00) then
                                            // nearest
          if (guard) then
                if (sticky | (result & 0x00000001)) then
                     result \leftarrow result + 1
```

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

5-8 Freescale Semiconductor

## 5.3.2.3 Convert from Double-Precision Floating-Point to Integer Word with Saturation

```
// Convert 64-bit floating point to integer/fractional
   signed = SIGN or UNSIGN
     round = ROUND or TRUNC
//
    fractional = F (fractional) or I (integer)
CnvtFP64ToI32Sat(fp, signed, round, fractional)
FP64format fp;
if (Isa64NaNorInfinity(fp)) then // SNaN, QNaN, +-INF
    SignalFPError(LOWER, FINV)
    if (Isa64NaN(fp)) then
                                  // all NaNs
        return 0x00000000
    if (signed = SIGN) then
         if (fp_{sign} = 1) then
              return 0x80000000
         else
             return 0x7fffffff
    else
         if (fp_{sign} = 1) then
             return 0x00000000
         else
             return 0xffffffff
if (Isa64Denorm(fp)) then
    SignalFPError(LOWER, FINV)
    return 0x00000000
                            // regardless of sign
if ((signed = UNSIGN) & (fp_{sign} = 1)) then
    SignalFPError(LOWER, FOVF) // overflow
    return 0x00000000
if ((fp_{exp} = 0) & (fp_{frac} = 0)) then
    return 0x00000000
                            // all zero values
if (fractional = I) then // convert to integer
    max exp \leftarrow 1054
    \operatorname{shi\overline{ft}} \overset{-}{\leftarrow} 1054 - \operatorname{fp}_{\operatorname{exp}}
    if (signed \leftarrow SIGN) then
         if ((fp_{exp} \neq 1054) \mid (fp_{frac} \neq 0) \mid (fp_{sign} \neq 1)) then
             \max_{exp} \leftarrow \max_{exp} - 1
                               // fractional conversion
    max exp \leftarrow 1022
    \text{shift} \leftarrow 1022 - \text{fp}_{\text{exp}}
    if (signed = SIGN) then
         shift ← shift + 1
if (fp_{exp} > max_{exp}) then
    SignalFPError(LOWER, FOVF) // overflow
    if (signed = SIGN) then
         if (fp_{sign} = 1) then
             return 0x80000000
         else
```

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

#### Instruction Set

```
return 0x7fffffff
     else
          return 0xffffffff
result \leftarrow 0b1 || fp<sub>frac[0:30]</sub> // add U to frac
guard \leftarrow fp_{frac[31]}
sticky \leftarrow (fp_{frac[32:63]} \neq 0)
for (n \leftarrow 0; n < shift; n \leftarrow n + 1) do
     sticky ← sticky | guard
     guard ← result & 0x00000001
     result \leftarrow result > 1
// Report sticky and guard bits
SPEFSCR_{FG} \leftarrow guard
\texttt{SPEFSCR}_{\texttt{FX}} \leftarrow \texttt{sticky}
if (guard | sticky) then
     \texttt{SPEFSCR}_{\texttt{FINXS}} \; \leftarrow \; \texttt{1}
// Round the result
if ((round = ROUND) & (SPEFSCR_{FINXE} = 0)) then
     if (SPEFSCR_{FRMC} = 0b00) then
                                            // nearest
          if (guard) then
               if (sticky | (result & 0x00000001)) then
                    \texttt{result} \leftarrow \texttt{result} + 1
     else if ((SPEFSCR_{FRMC} \& 0b10) = 0b10) then
                                                               // infinity modes
          // implementation dependent
if (signed = SIGN) then
     if (fp_{siqn} = 1) then
          result \leftarrow \neg \text{result} + 1
return result
```

## 5.3.2.4 Convert from Double-Precision Floating-Point to Integer Double Word with Saturation

```
// Convert 64-bit floating point to integer/fractional
   signed = SIGN or UNSIGN
    round = ROUND or TRUNC
CnvtFP64ToI64Sat(fp, signed, round)
FP64format fp;
if (Isa64NaNorInfinity(fp)) then // SNaN, QNaN, +-INF
   SignalFPError(LOWER, FINV)
    if (Isa64NaN(fp)) then
       return 0x00000000 00000000 // all NaNs
    if (signed = SIGN) then
        if (fp_{sign} = 1) then
            return 0x80000000 00000000
        else
            return 0x7fffffff_fffffff
   else
        if (fp_{sign} = 1) then
            return 0x00000000 00000000
        else
           return Oxfffffff fffffff
if (Isa64Denorm(fp)) then
    SignalFPError(LOWER, FINV)
   return 0x00000000_00000000
                                  // regardless of sign
```

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

5-10 Freescale Semiconductor

```
if ((signed = UNSIGN) & (fp_{sign} = 1)) then SignalFPError(LOWER, FOVF) // overflow
    return 0x00000000 00000000
if ((fp_{exp} = 0) & (fp_{frac} = 0)) then
    return 0x00000000_00000000 // all zero values
max exp \leftarrow 1086
shi\overline{f}t \leftarrow 1086 - fp_{exp}
if (signed = SIGN) then
     if ((fp_{exp} \neq 1086) \mid (fp_{frac} \neq 0) \mid (fp_{sign} \neq 1)) then
         \max_{e} \exp \leftarrow \max_{e} - 1
if (fp_{exp} > max_{exp}) then
    SignalFPError(LOWER, FOVF) // overflow
     if (signed = SIGN) then
         if (fp_{sign} = 1) then
              return 0x80000000_00000000
              return 0x7fffffff_fffffff
    else
         return Oxffffffff ffffffff
result \leftarrow 0b1 || fp_{frac} || 0b00000000000 // add U to frac
\texttt{guard} \leftarrow \texttt{0}
sticky \leftarrow 0
for (n \leftarrow 0; n < shift; n \leftarrow n + 1) do
    sticky ← sticky | guard
    guard ← result & 0x00000000 00000001
    result \leftarrow result > 1
// Report sticky and guard bits
SPEFSCR_{FG} \leftarrow guard
SPEFSCR_{FX} \leftarrow sticky
if (guard | sticky) then
    SPEFSCR_{FINXS} \leftarrow 1
// Round the result
if ((round = ROUND) & (SPEFSCR<sub>FINXE</sub> = 0)) then
    if (SPEFSCR<sub>FRMC</sub> = 0b00) then // nearest
         if (guard) then
              if (sticky | (result & 0x00000000_0000001)) then
                   result \leftarrow result + 1
    else if ((SPEFSCR_{FRMC} & 0b10) = 0b10) then
                                                         // infinity modes
         // implementation dependent
if (signed = SIGN) then
    return result
```

## 5.3.2.5 Convert to Single-Precision Floating-Point from Integer Word with Saturation

```
// Convert from integer/factional to 32-bit floating point
// signed = SIGN or UNSIGN
// upper_lower = UPPER or LOWER
// fractional = F (fractional) or I (integer)
CnvtI32ToFP32Sat(v, signed, upper lower, fractional)
```

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

```
FP32format result;
\texttt{result}_{\texttt{sign}} \, \leftarrow \, \mathbf{0}
if (v = 0) then
      result \leftarrow 0
      if (upper_lower = UPPER) then
             \texttt{SPEFSCR}_{\texttt{FGH}} \; \leftarrow \; \texttt{0}
            SPEFSCR_{FXH} \leftarrow 0
      else
             \texttt{SPEFSCR}_{\texttt{FG}} \; \leftarrow \; \texttt{0}
             \texttt{SPEFSCR}_{\texttt{FX}} \; \leftarrow \; \texttt{0}
else
       if (signed = SIGN) then
             if (v_0 = 1) then
                   v \leftarrow \neg v + 1
                   \texttt{result}_{\texttt{sign}} \leftarrow \texttt{1}
      if (fractional = F) then
                                                     // fractional bit pos alignment
             maxexp \leftarrow 127
             if (signed = UNSIGN) then
                   maxexp \leftarrow maxexp - 1
      else
            maxexp \leftarrow 158
                                      // integer bit pos alignment
      sc \leftarrow 0
      while (v_0 = 0)
            v \leftarrow v \ll 1
            sc \leftarrow sc + 1
      v_0 \leftarrow 0 // clear U bit
      \texttt{result}_{\texttt{exp}} \, \leftarrow \, \texttt{maxexp - sc}
      guard \leftarrow v_{24}
      sticky \leftarrow (v_{25:31} \neq 0)
      // Report sticky and guard bits
      if (upper_lower = UPPER) then
             \texttt{SPEFSCR}_{\texttt{FGH}} \leftarrow \texttt{guard}
             SPEFSCR_{FXH} \leftarrow sticky
      else
             \texttt{SPEFSCR}_{\texttt{FG}} \leftarrow \texttt{guard}
             SPEFSCR_{FX} \leftarrow sticky
       if (guard | sticky) then
             SPEFSCR_{FINXS} \leftarrow 1
// Round the result
      result_{frac} \leftarrow v_{1:23}
      result ← Round32(result, guard, sticky)
return result
```

# 5.3.2.6 Convert to Double-Precision Floating-Point from Integer Word with Saturation

```
// Convert from integer/factional to 64-bit floating point
// signed = SIGN or UNSIGN
// fractional = F (fractional) or I (integer)
CnvtI32ToFP64Sat(v, signed, fractional)
FP64format result;
result_sign ← 0
if (v = 0) then
    result ← 0
    SPEFSCR<sub>FG</sub> ← 0
```

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

5-12 Freescale Semiconductor

```
\texttt{SPEFSCR}_{\texttt{FX}} \; \leftarrow \; \texttt{0}
else
       if (signed = SIGN) then
               if (v[0] = 1) then
                      v \;\leftarrow\; \neg v \;+\; 1
       \begin{aligned} & \text{result}_{\text{sign}} \leftarrow 1 \\ \text{if (fractional = F) then} \end{aligned}
                                                         // fractional bit pos alignment
               maxexp \leftarrow 1023
               if (signed = UNSIGN) then
                      maxexp \leftarrow maxexp - 1
       else
              maxexp \leftarrow 1054
                                             // integer bit pos alignment
       sc \leftarrow 0
       while (v_0 = 0)
              v \leftarrow v \ll 1
              sc \leftarrow sc + 1
       v_0 \leftarrow 0 // clear U bit
       \texttt{result}_{\texttt{exp}} \, \leftarrow \, \texttt{maxexp - sc}
// Report sticky and guard bits
       SPEFSCR_{FG} \leftarrow 0
       \texttt{SPEFSCR}_{\texttt{FX}} \; \leftarrow \; \texttt{0}
       \texttt{result}_{\texttt{frac}} \leftarrow \, \texttt{v}_{\texttt{1:31}} \, \mid \, \mid \, \, ^{21}\texttt{0}
return result
```

# 5.3.2.7 Convert to Double-Precision Floating-Point from Integer Double Word with Saturation

```
// Convert from 64 integer to 64-bit floating point
         signed = SIGN or UNSIGN
CnvtI64ToFP64Sat(v, signed)
FP64format result;
result_{sign} \leftarrow 0
if (v = 0) then
       result \leftarrow 0
       \texttt{SPEFSCR}_{\texttt{FG}} \; \leftarrow \; \texttt{0}
       SPEFSCR_{FX} \leftarrow 0
else
       if (signed = SIGN) then
              if (v_0 = 1) then
                     v \leftarrow \neg v + 1
                     result_{sign} \leftarrow 1
       maxexp \leftarrow 1054
       sc \leftarrow 0
       while (v_0 = 0)
             v \leftarrow v \ll 1
             sc \leftarrow sc + 1
       v_0 \leftarrow 0 // clear U bit
       \texttt{result}_{\texttt{exp}} \, \leftarrow \, \texttt{maxexp - sc}
       guard \leftarrow v_{53}
       sticky \leftarrow (v_{54:63} \neq 0)
// Report sticky and guard bits
       \texttt{SPEFSCR}_{\texttt{FG}} \leftarrow \texttt{guard}
       \begin{array}{l} \mathtt{SPEFSCR}_{\mathtt{FX}} \leftarrow \mathtt{sticky} \\ \mathtt{if} \ (\mathtt{guard} \ | \ \mathtt{sticky}) \ \mathtt{then} \end{array}
              SPEFSCR_{FINXS} \leftarrow 1
```

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

```
// Round the result  \begin{aligned} & result_{frac} \, \leftarrow \, v_{1:52} \\ & result \, \leftarrow \, Round64 \, (result, \, guard, \, sticky) \end{aligned}  return result
```

### 5.3.3 Integer Saturation Models

```
// Saturate after addition

SATURATE(ovf, carry, neg_sat, pos_sat, value)

if ovf then
    if carry then
        return neg_sat
    else
        return pos_sat

else
    return value
```

#### 5.3.4 Embedded Floating-Point Results

Section 5.3.4, "Embedded Floating-Point Results," summarizes results of various types of SPE and embedded floating-point operations on various combinations of input operands.

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

5-14 Freescale Semiconductor

The rest of this chapter describes individual instructions, which are listed in alphabetical order by mnemonic. Figure 5-1 shows the format for instruction description pages.





Figure 5-1. Instruction Description

Note that the execution unit that executes the instruction may not be the same for all processors.

brinc SPE User brinc

Bit Reversed Increment

brinc rD,rA,rB



```
n \leftarrow MASKBITS // Imp dependent # of mask bits mask \leftarrow rB<sub>64-n:63</sub> // Least sig. n bits of register a \leftarrow rA<sub>64-n:63</sub> d \leftarrow bitreverse(1 + bitreverse(a | (\neg mask))) rD \leftarrow rA<sub>0:63-n</sub> || (d & mask)
```

**brinc** provides a way for software to access FFT data in a bit-reversed manner. **r**A contains the index into a buffer that contains data on which FFT is to be performed. **r**B contains a mask that allows the index to be updated with bit-reversed addressing. Typically this instruction precedes a load with index instruction; for example,

```
brinc r2, r3, r4
lhax r8, r5, r2
```

**r**B contains a bit-mask that is based on the number of points in an FFT. To access a buffer containing n byte sized data that is to be accessed with bit-reversed addressing, the mask has  $\log_2 n$  1s in the least significant bit positions and 0s in the remaining most significant bit positions. If, however, the data size is a multiple of a half word or a word, the mask is constructed so that the 1s are shifted left by  $\log_2$  (size of the data) and 0s are placed in the least significant bit positions. Table 5-6 shows example values of masks for different data sizes and number of data.

**Data Size Number of Data Samples Half Word** Word **Double Word** Byte 8 000...00000111 000...00001110 000...000011100 000...0000111000 16 000...00001111 000...00011110 000...000111100 000...0001111000 32 000...00011111 000...00111110 000...001111100 000...0011111000 64 000...00111111 000...01111110 000...011111100 000...0111111000


Table 5-6. Data Samples and Sizes

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

5-16 Freescale Semiconductor

efdabs SPE FD User efdabs

Floating-Point Double-Precision Absolute Value



 $rD_{0:63} \leftarrow 0b0 \mid \mid rA_{1:63}$ 

The sign bit of **r**A is set to 0 and the result is placed into **r**D.

#### **Exceptions:**


Exception detection for embedded floating-point absolute value operations is implementation dependent. An implementation may choose to not detect exceptions and carry out the sign bit operation. If the implementation does not detect exceptions, or if exception detection is disabled, the computation can be carried out in one of two ways, as a sign bit operation ignoring the rest of the contents of the source register, or by examining the input and appropriately saturating the input prior to performing the operation.

If an implementation chooses to handle exceptions, the exception is handled as follows: If **r**A is infinity, denorm, or NaN, SPEFSCR[FINV] is set, and FG and FX are cleared. If floating-point invalid input exceptions are enabled, an interrupt is taken and the destination register is not updated.

efdadd SPE FD User efdadd

Floating-Point Double-Precision Add

efdadd rD,rA,rB



$$rD_{0:63} \leftarrow rA_{0:63} +_{dp} rB_{0:63}$$

**r**A is added to **rB** and the result is stored in **r**D. If **r**A is NaN or infinity, the result is either pmax ( $a_{sign}==0$ ), or nmax ( $a_{sign}==1$ ). Otherwise, If **rB** is NaN or infinity, the result is either pmax ( $b_{sign}==0$ ), or nmax ( $b_{sign}==1$ ). Otherwise, if an overflow occurs, pmax or nmax (as appropriate) is stored in **r**D. If an underflow occurs, +0 (for rounding modes RN, RZ, RP) or -0 (for rounding mode RM) is stored in **r**D.

#### **Exceptions:**

If the contents of **r**A or **r**B are infinity, denorm, or NaN, SPEFSCR[FINV] is set. If SPEFSCR[FINVE] is set, an interrupt is taken, and the destination register is not updated. Otherwise, if an overflow occurs, SPEFSCR[FOVF] is set, or if an underflow occurs, SPEFSCR[FUNF] is set. If either underflow or overflow exceptions are enabled and the corresponding bit is set, an interrupt is taken. If any of these interrupts are taken, the destination register is not updated.

If the result of this instruction is inexact or if an overflow occurs but overflow exceptions are disabled, and no other interrupt is taken, SPEFSCR[FINXS] is set. If the floating-point inexact exception is enabled, an interrupt is taken using the floating-point round interrupt vector. In this case, the destination register is updated with the truncated result, the FG and FX bits are properly updated to allow rounding to be performed in the interrupt handler.

FG and FX are cleared if an overflow, underflow, or invalid operation/input error is signaled, regardless of enabled exceptions.

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0


5-18

Freescale Semiconductor

efdcfs SP.FD User efdcfs

Floating-Point Double-Precision Convert from Single-Precision

efdcfs rD,rB



The single-precision floating-point value in the low element of  $\mathbf{r}\mathbf{B}$  is converted to a double-precision floating-point value and the result is placed into  $\mathbf{r}\mathbf{D}$ . The rounding mode is not used since this conversion is always exact.

#### **Exceptions:**

If the low element of **rB** is infinity, denorm, or NaN, SPEFSCR[FINV] is set. If SPEFSCR[FINVE] is set, an interrupt is taken, and the destination register is not updated.

FG and FX are always cleared.

efdcfsf efdcfsf SPE FD User

Convert Floating-Point Double-Precision from Signed Fraction

efdcfsf rD,rB

0					5	6		10	11				15	16	20	21										31
0	0	0	1	0	0		<b>r</b> D		0	0	0	0	0		<b>r</b> B	0	1	0	1	1	1	1	0	0	1	1

 $\texttt{rD}_{0:63} \leftarrow \texttt{CnvtI32ToFP64} \, (\texttt{rB}_{32:63}, \; \, \texttt{SIGN}, \; \; \texttt{F})$ 

The signed fractional low element in  $\mathbf{r}\mathbf{B}$  is converted to a double-precision floating-point value using the current rounding mode and the result is placed into rD.


**Exceptions:** 

None.

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0 5-20 Freescale Semiconductor efdcfsi SPE FD User efdcfsi

Convert Floating-Point Double-Precision from Signed Integer

efdcfsi rD,rB



 $rD_{0:63} \leftarrow CnvtSI32ToFP64 (rB_{32:63}, SIGN, I)$ 

The signed integer low element in  $\mathbf{r}\mathbf{B}$  is converted to a double-precision floating-point value using the current rounding mode and the result is placed into  $\mathbf{r}$ D.


**Exceptions:** 

None.

efdcfsid efdcfsid SPE FD User

Convert Floating-Point Double-Precision from Signed Integer Doubleword

efdcfsid rD,rB



 $\mathtt{rD_{0:63}} \leftarrow \mathtt{CnvtI64ToFP64} \, (\mathtt{rB_{0:63}}, \ \mathtt{SIGN})$ 

The signed integer doubleword in **rB** is converted to a double-precision floating-point value using the current rounding mode and the result is placed into rD.

#### **Exceptions:**

This instruction can signal an inexact status and set SPEFSCR[FINXS] if the conversion is not exact. If the floating-point inexact exception is enabled, an interrupt is taken using the floating-point round interrupt vector. In this case, the destination register is updated with the truncated result, the FG and FX bits are properly updated to allow rounding to be performed in the interrupt handler.

This instruction may only be implemented for 64-bit implementations.

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0 5-22 Freescale Semiconductor efdcfuf SPE FD User efdcfuf

Convert Floating-Point Double-Precision from Unsigned Fraction

efdcfuf rD,rB

0 5	6 10 1	l1 15	16 20	21 31
0 0 0 1 0 0	<b>r</b> D (	0 0 0 0 0	rB	0 1 0 1 1 1 1 0 0 1 0

 $\texttt{rD}_{\texttt{0:63}} \leftarrow \texttt{CnvtI32ToFP64} \, (\texttt{rB}_{\texttt{32:63}}, \texttt{ UNSIGN, F})$ 

The unsigned fractional low element in  $\mathbf{r}\mathbf{B}$  is converted to a double-precision floating-point value using the current rounding mode and the result is placed into  $\mathbf{r}\mathbf{D}$ .

**Exceptions:** 

None.

efdcfui efdcfui SPE FD User

Convert Floating-Point Double-Precision from Unsigned Integer

efdcfui rD,rB

0 5	6 10 1	11 15	16 20	21 31
0 0 0 1 0 0	<b>r</b> D (	0 0 0 0	rВ	0 1 0 1 1 1 1 0 0 0 0

 $\texttt{rD}_{0:63} \leftarrow \texttt{CnvtSI32ToFP64} \, (\texttt{rB}_{32:63}, \texttt{ UNSIGN, I})$ 

The unsigned integer low element in **rB** is converted to a double-precision floating-point value using the current rounding mode and the result is placed into rD.

**Exceptions:** 

None.

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0 5-24 Freescale Semiconductor efdcfuid SPE FD User efdcfuid

Convert Floating-Point Double-Precision from Unsigned Integer Doubleword

efdcfuid rD,rB

0 5	6 10 1	11 15	16 20	21 31
0 0 0 1 0 0	<b>r</b> D (	0 0 0 0	rВ	0 1 0 1 1 1 0 0 0 1 0

 $rD_{0:63} \leftarrow CnvtI64ToFP64 (rB_{0:63}, UNSIGN)$ 

The unsigned integer doubleword in  $\mathbf{r}\mathbf{B}$  is converted to a double-precision floating-point value using the current rounding mode and the result is placed into  $\mathbf{r}\mathbf{D}$ .

#### **Exceptions:**

This instruction can signal an inexact status and set SPEFSCR[FINXS] if the conversion is not exact. If the floating-point inexact exception is enabled, an interrupt is taken using the floating-point round interrupt vector. In this case, the destination register is updated with the truncated result, the FG and FX bits are properly updated to allow rounding to be performed in the interrupt handler.

This instruction may only be implemented for 64-bit implementations.

## efdcmpeq

SPE FD User

efdcmpeq

Floating-Point Double-Precision Compare Equal

efdcmpeq

crfD,rA,rB

0 0 0 1 0 0 crfD 0 0 rA rB 0 1 0 1 1 1 0 1	1 1 0

```
\begin{array}{l} \texttt{al} \leftarrow \texttt{rA}_{0:63} \\ \texttt{bl} \leftarrow \texttt{rB}_{0:63} \\ \texttt{if (al = bl) then cl} \leftarrow \texttt{1} \\ \texttt{else cl} \leftarrow \texttt{0} \\ \texttt{CR}_{4 \star \texttt{crD}:4 \star \texttt{crD}+3} \leftarrow \texttt{undefined} \ || \ \texttt{cl} \ || \ \texttt{undefined} \ || \ \texttt{undefined} \end{array}
```

**r**A is compared against **r**B. If **r**A is equal to **r**B, the bit in the **crf**D is set, otherwise it is cleared. Comparison ignores the sign of 0 (+0 = -0).

#### **Exceptions:**

If the contents of **r**A or **r**B are infinity, denorm, or NaN, SPEFSCR[FINV] is set, and the FGH FXH, FG and FX bits are cleared. If floating-point invalid input exceptions are enabled, an interrupt is taken and the condition register is not updated. Otherwise, the comparison proceeds after treating NaNs, infinities, and denorms as normalized numbers, using their values of 'e' and 'f' directly.

5-26 Freescale Semiconductor

## efdcmpgt

SPE FD User

efdcmpgt

Floating-Point Double-Precision Compare Greater Than

efdcmpgt

crfD,rA,rB

0 0 0 1 0 0 crfD 0 0 rA rB 0 1 0 1 1 1 0 0	0					5	6 8	9	10	11 15	16	20	21										31
	0	0	0	1	0	0	<b>crf</b> D	0	0	rA	<b>r</b> B		0	1	0	1	1	1	0	1	1	0	0

```
\begin{array}{l} \texttt{al} \leftarrow \texttt{rA}_{0:63} \\ \texttt{bl} \leftarrow \texttt{rB}_{0:63} \\ \texttt{if (al > bl) then cl} \leftarrow \texttt{1} \\ \texttt{else cl} \leftarrow \texttt{0} \\ \texttt{CR}_{4 \star \texttt{crD}:4 \star \texttt{crD}+3} \leftarrow \texttt{undefined} \ || \ \texttt{cl} \ || \ \texttt{undefined} \ || \ \texttt{undefined} \end{array}
```

**r**A is compared against **r**B. If **r**A is greater than **r**B, the bit in the **crf**D is set, otherwise it is cleared. Comparison ignores the sign of 0 (+0 = -0).

#### **Exceptions:**

If the contents of **r**A or **r**B are infinity, denorm, or NaN, SPEFSCR[FINV] is set, and the FGH FXH, FG and FX bits are cleared. If floating-point invalid input exceptions are enabled, an interrupt is taken and the condition register is not updated. Otherwise, the comparison proceeds after treating NaNs, infinities, and denorms as normalized numbers, using their values of 'e' and 'f' directly.

efdcmplt efdcmplt

Floating-Point Double-Precision Compare Less Than

efdcmplt crfD,rA,rB

0 5	6 8	9 10	11 15	16 20	21										31
0 0 0 1 0 0	<b>crf</b> D	0 0	rA	rB	0	1	0	1	1	1	0	1	1	0	1

```
\begin{array}{l} \texttt{al} \leftarrow \texttt{rA}_{0:63} \\ \texttt{bl} \leftarrow \texttt{rB}_{0:63} \\ \texttt{if (al < bl) then cl} \leftarrow \texttt{1} \\ \texttt{else cl} \leftarrow \texttt{0} \\ \texttt{CR}_{4 \star \texttt{crD}:4 \star \texttt{crD}+3} \leftarrow \texttt{undefined} \ || \ \texttt{cl} \ || \ \texttt{undefined} \ || \ \texttt{undefined} \end{array}
```

**r**A is compared against **r**B. If **r**A is less than **r**B, the bit in the **crf**D is set, otherwise it is cleared. Comparison ignores the sign of 0 (+0 = -0).

#### **Exceptions:**

If the contents of **r**A or **r**B are infinity, denorm, or NaN, SPEFSCR[FINV] is set, and the FGH FXH, FG and FX bits are cleared. If floating-point invalid input exceptions are enabled, an interrupt is taken and the condition register is not updated. Otherwise, the comparison proceeds after treating NaNs, infinities, and denorms as normalized numbers, using their values of 'e' and 'f' directly.

5-28 Freescale Semiconductor

efdctsf efdctsf SPE FD User

Convert Floating-Point Double-Precision to Signed Fraction

efdctsf rD,rB

0	5	6 10	11				15	16	20	21										31
0 0 0 1 0	0	<b>r</b> D	0	0	0	0	0	rB		0	1	0	1	1	1	1	0	1	1	1

 $\texttt{rD}_{32:63} \leftarrow \texttt{CnvtFP64ToI32Sat}(\texttt{rB}_{0:63}, \texttt{SIGN}, \texttt{ROUND}, \texttt{F})$ 

The double-precision floating-point value in **r**B is converted to a signed fraction using the current rounding mode and the result is saturated if it cannot be represented in a 32-bit fraction. NaNs are converted as though they were zero.

#### **Exceptions:**

If the contents of rB are infinity, denorm, or NaN, or if an overflow occurs, SPEFSCR[FINV] is set, and the FG, and FX bits are cleared. If SPEFSCR[FINVE] is set, an interrupt is taken, and the destination register is not updated.


This instruction can signal an inexact status and set SPEFSCR[FINXS] if the conversion is not exact. If the floating-point inexact exception is enabled, an interrupt is taken using the floating-point round interrupt vector. In this case, the destination register is updated with the truncated result, the FG and FX bits are properly updated to allow rounding to be performed in the interrupt handler.

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0 Freescale Semiconductor 5-29

efdctsi SPE FD User efdctsi

Convert Floating-Point Double-Precision to Signed Integer

efdctsi rD,rB



 $\texttt{rD}_{32:63} \; \leftarrow \; \texttt{CnvtFP64ToI32Sat} \, (\texttt{rB}_{0:63}, \; \texttt{SIGN}, \; \texttt{ROUND}, \; \texttt{I})$ 

The double-precision floating-point value in **r**B is converted to a signed integer using the current rounding mode and the result is saturated if it cannot be represented in a 32-bit integer. NaNs are converted as though they were zero.

#### **Exceptions:**

If the contents of **rB** are infinity, denorm, or NaN, or if an overflow occurs, SPEFSCR[FINV] is set, and the FG, and FX bits are cleared. If SPEFSCR[FINVE] is set, an interrupt is taken, the destination register is not updated, and no other status bits are set.

This instruction can signal an inexact status and set SPEFSCR[FINXS] if the conversion is not exact. If the floating-point inexact exception is enabled, an interrupt is taken using the floating-point round interrupt vector. In this case, the destination register is updated with the truncated result, the FG and FX bits are properly updated to allow rounding to be performed in the interrupt handler.

5-30 Freescale Semiconductor


### efdctsidz

SPE FD User

efdctsidz

Convert Floating-Point Double-Precision to Signed Integer Doubleword with Round toward Zero

efdctsidz rD,rB



 $rD_{0:63} \leftarrow CnvtFP64ToI64Sat(rB_{0:63}, SIGN, TRUNC)$ 

The double-precision floating-point value in **r**B is converted to a signed integer doubleword using the rounding mode Round toward Zero and the result is saturated if it cannot be represented in a 64-bit integer. NaNs are converted as though they were zero.

#### **Exceptions:**

If the contents of **rB** are infinity, denorm, or NaN, or if an overflow occurs, SPEFSCR[FINV] is set, and the FG, and FX bits are cleared. If SPEFSCR[FINVE] is set, an interrupt is taken, the destination register is not updated, and no other status bits are set.

This instruction can signal an inexact status and set SPEFSCR[FINXS] if the conversion is not exact. If the floating-point inexact exception is enabled, an interrupt is taken using the floating-point round interrupt vector. In this case, the destination register is updated with the truncated result, the FG and FX bits are properly updated to allow rounding to be performed in the interrupt handler.

This instruction may only be implemented for 64-bit implementations.

efdctsiz SPE FD User efdctsiz

Convert Floating-Point Double-Precision to Signed Integer with Round toward Zero

efdctsiz rD,rB

0 5	6 10 1	11 15	16 20	21 3
0 0 0 1 0 0	<b>r</b> D (	0 0 0 0 0	rB	0 1 0 1 1 1 1 1 0 1 0

 $\texttt{rD}_{32:63} \leftarrow \texttt{CnvtFP64ToI32Sat}(\texttt{rB}_{0:63}, \texttt{SIGN}, \texttt{TRUNC}, \texttt{I}$ 

The double-precision floating-point value in **r**B is converted to a signed integer using the rounding mode Round toward Zero and the result is saturated if it cannot be represented in a 32-bit integer. NaNs are converted as though they were zero.

#### **Exceptions:**

If the contents of **rB** are infinity, denorm, or NaN, or if an overflow occurs, SPEFSCR[FINV] is set, and the FG, and FX bits are cleared. If SPEFSCR[FINVE] is set, an interrupt is taken, the destination register is not updated, and no other status bits are set.

This instruction can signal an inexact status and set SPEFSCR[FINXS] if the conversion is not exact. If the floating-point inexact exception is enabled, an interrupt is taken using the floating-point round interrupt vector. In this case, the destination register is updated with the truncated result, the FG and FX bits are properly updated to allow rounding to be performed in the interrupt handler.

5-32 Freescale Semiconductor

efdctuf SPE FD User efdctuf

Convert Floating-Point Double-Precision to Unsigned Fraction

efdctuf rD,rB

0 5	6 10 1	11 15	16 20	21 3
0 0 0 1 0 0	<b>r</b> D (	0 0 0 0 0	rB	0 1 0 1 1 1 1 0 1 1 0

 $rD_{32:63} \leftarrow CnvtFP64ToI32Sat(rB_{0:63}, UNSIGN, ROUND, F)$ 

The double-precision floating-point value in **r**B is converted to an unsigned fraction using the current rounding mode and the result is saturated if it cannot be represented in a 32-bit unsigned fraction. NaNs are converted as though they were zero.

#### **Exceptions:**

If the contents of **r**B are infinity, denorm, or NaN, or if an overflow occurs, SPEFSCR[FINV] is set, and the FG, and FX bits are cleared. If SPEFSCR[FINVE] is set, an interrupt is taken, and the destination register is not updated.

This instruction can signal an inexact status and set SPEFSCR[FINXS] if the conversion is not exact. If the floating-point inexact exception is enabled, an interrupt is taken using the Floating-Point Round Interrupt vector. In this case, the destination register is updated with the truncated result, the FG and FX bits are properly updated to allow rounding to be performed in the interrupt handler.

efdctui SPE FD User efdctui

Convert Floating-Point Double-Precision to Unsigned Integer

efdctui rD,rB

0 5	6 10	11 15	16 20	21 3
0 0 0 1 0 0	rD	0 0 0 0 0	rB	0 1 0 1 1 1 1 0 1 0 0

 $\texttt{rD}_{32:63} \; \leftarrow \; \texttt{CnvtFP64ToI32Sat} \, (\texttt{rB}_{0:63}, \; \texttt{UNSIGN}, \; \texttt{ROUND}, \; \texttt{I}$ 

The double-precision floating-point value in **r**B is converted to an unsigned integer using the current rounding mode and the result is saturated if it cannot be represented in a 32-bit integer. NaNs are converted as though they were zero.

#### **Exceptions:**

If the contents of **r**B are infinity, denorm, or NaN, or if an overflow occurs, SPEFSCR[FINV] is set, and the FG, and FX bits are cleared. If SPEFSCR[FINVE] is set, an interrupt is taken, and the destination register is not updated.

This instruction can signal an inexact status and set SPEFSCR[FINXS] if the conversion is not exact. If the floating-point inexact exception is enabled, an interrupt is taken using the floating-point round interrupt vector. In this case, the destination register is updated with the truncated result, the FG and FX bits are properly updated to allow rounding to be performed in the interrupt handler.

5-34 Freescale Semiconductor


### efdctuidz

SPE FD User

efdctuidz

Convert Floating-Point Double-Precision to Unsigned Integer Doubleword with Round toward Zero

efdctuidz rD,rB



 $rD_{0:63} \leftarrow CnvtFP64ToI64Sat(rB_{0:63}, UNSIGN, TRUNC)$ 

The double-precision floating-point value in **r**B is converted to an unsigned integer doubleword using the rounding mode Round toward Zero and the result is saturated if it cannot be represented in a 64-bit integer. NaNs are converted as though they were zero.

#### **Exceptions:**

If the contents of **r**B are infinity, denorm, or NaN, or if an overflow occurs, SPEFSCR[FINV] is set, and the FG, and FX bits are cleared. If SPEFSCR[FINVE] is set, an interrupt is taken, and the destination register is not updated.

This instruction can signal an inexact status and set SPEFSCR[FINXS] if the conversion is not exact. If the floating-point inexact exception is enabled, an interrupt is taken using the floating-point round interrupt vector. In this case, the destination register is updated with the truncated result, the FG and FX bits are properly updated to allow rounding to be performed in the interrupt handler.

This instruction may only be implemented for 64-bit implementations.

efdctuiz SPE FD User efdctuiz

Convert Floating-Point Double-Precision to Unsigned Integer with Round toward Zero

efdctuiz rD,rB

0 5	6 10 1	1 15 16	16 20 21	31
0 0 0 1 0 0	rD 0	0 0 0 0 0	rB 0 1 0 1 1 1 1 0 0	0 0

 $\texttt{rD}_{32:63} \leftarrow \texttt{CnvtFP64ToI32Sat}\left(\texttt{rB}_{0:63}, \texttt{UNSIGN}, \texttt{TRUNC}, \texttt{I}\right)$ 

The double-precision floating-point value in **r**B is converted to an unsigned integer using the rounding mode Round toward Zero and the result is saturated if it cannot be represented in a 32-bit integer. NaNs are converted as though they were zero.

#### **Exceptions:**

If the contents of **rB** are infinity, denorm, or NaN, or if an overflow occurs, SPEFSCR[FINV] is set, and the FG, and FX bits are cleared. If SPEFSCR[FINVE] is set, an interrupt is taken, and the destination register is not updated.

This instruction can signal an inexact status and set SPEFSCR[FINXS] if the conversion is not exact. If the floating-point inexact exception is enabled, an interrupt is taken using the floating-point round interrupt vector. In this case, the destination register is updated with the truncated result, the FG and FX bits are properly updated to allow rounding to be performed in the interrupt handler.

5-36 Freescale Semiconductor

efddiv SPE FD User efddiv

Floating-Point Double-Precision Divide

rD,rA,rB



$$rD_{0:63} \leftarrow rA_{0:63} \div_{dp} rB_{0:63}$$

**r**A is divided by **r**B and the result is stored in **r**D. If **r**B is a NaN or infinity, the result is a properly signed zero. Otherwise, if **r**B is a zero (or a denormalized number optionally transformed to zero by the implementation), or if **r**A is either NaN or infinity, the result is either pmax ( $a_{sign} = b_{sign}$ ), or nmax ( $a_{sign} = b_{sign}$ ). Otherwise, if an overflow occurs, pmax or nmax (as appropriate) is stored in **r**D. If an underflow occurs, +0 or +0 (as appropriate) is stored in **r**D.

#### **Exceptions:**

efddiv

If the contents of **r**A or **r**B are infinity, denorm, or NaN, or if both **r**A and **r**B are +/-0, SPEFSCR[FINV] is set. If SPEFSCR[FINVE] is set, an interrupt is taken, and the destination register is not updated. Otherwise, if the content of **r**B is +/-0 and the content of **r**A is a finite normalized non-zero number, SPEFSCR[FDBZ] is set. If floating-point divide by zero Exceptions are enabled, an interrupt is then taken. Otherwise, if an overflow occurs, SPEFSCR[FOVF] is set, or if an underflow occurs, SPEFSCR[FUNF] is set. If either underflow or overflow exceptions are enabled and the corresponding bit is set, an interrupt is taken. If any of these interrupts are taken, the destination register is not updated.


If the result of this instruction is inexact or if an overflow occurs but overflow exceptions are disabled, and no other interrupt is taken, SPEFSCR[FINXS] is set. If the floating-point inexact exception is enabled, an interrupt is taken using the floating-point round interrupt vector. In this case, the destination register is updated with the truncated result, the FG and FX bits are properly updated to allow rounding to be performed in the interrupt handler.

FG and FX are cleared if an overflow, underflow, divide by zero, or invalid operation/input error is signaled, regardless of enabled exceptions.

efdmul SPE FD User efdmul

Floating-Point Double-Precision Multiply

efdmul rD,rA,rB



$$rD_{0:63} \leftarrow rA_{0:63} \times_{dp} rB_{0:63}$$

**r**A is multiplied by **r**B and the result is stored in **r**D. If **r**A or **r**B are zero (or a denormalized number optionally transformed to zero by the implementation), the result is a properly signed zero. Otherwise, if **r**A or **r**B are either NaN or infinity, the result is either pmax ( $a_{sign} = b_{sign}$ ), or pmax ( $a_{sign} = b_{sign}$ ). Otherwise, if an overflow occurs, pmax or pmax (as appropriate) is stored in **r**D. If an underflow occurs, pmax or pmax or pmax (as appropriate) is stored in **r**D.

#### **Exceptions:**

If the contents of **r**A or **r**B are infinity, denorm, or NaN, SPEFSCR[FINV] is set. If SPEFSCR[FINVE] is set, an interrupt is taken, and the destination register is not updated. Otherwise, if an overflow occurs, SPEFSCR[FOVF] is set, or if an underflow occurs, SPEFSCR[FUNF] is set. If either underflow or overflow exceptions are enabled and the corresponding bit is set, an interrupt is taken. If any of these interrupts are taken, the destination register is not updated.

If the result of this instruction is inexact or if an overflow occurs but overflow exceptions are disabled, and no other interrupt is taken, SPEFSCR[FINXS] is set. If the floating-point inexact exception is enabled, an interrupt is taken using the floating-point round interrupt vector. In this case, the destination register is updated with the truncated result, the FG and FX bits are properly updated to allow rounding to be performed in the interrupt handler.

FG and FX are cleared if an overflow, underflow, or invalid operation/input error is signaled, regardless of enabled exceptions.

5-38 Freescale Semiconductor

efdnabs SPE FD User efdnabs

Floating-Point Double-Precision Negative Absolute Value

rD,rA



$$rD_{0:63} \leftarrow 0b1 \mid\mid rA_{1:63}$$

The sign bit of  $\mathbf{r}A$  is set to 1 and the result is placed into  $\mathbf{r}D$ .

#### **Exceptions:**

efdnabs


Exception detection for embedded floating-point absolute value operations is implementation dependent. An implementation may choose to not detect exceptions and carry out the sign bit operation. If the implementation does not detect exceptions, or if exception detection is disabled, the computation can be carried out in one of two ways, as a sign bit operation ignoring the rest of the contents of the source register, or by examining the input and appropriately saturating the input prior to performing the operation.

If an implementation chooses to handle exceptions, the exception is handled as follows: If **r**A is infinity, denorm, or NaN, SPEFSCR[FINV] is set, and FG and FX are cleared. If floating-point invalid input exceptions are enabled, an interrupt is taken and the destination register is not updated.

efdneg efdneg SPE FD User

Floating-Point Double-Precision Negate





$$rD_{0:63} \leftarrow \neg rA_0 \mid \mid rA_{1:63}$$

The sign bit of **r**A is complemented and the result is placed into **r**D.

#### **Exceptions:**

Exception detection for embedded floating-point absolute value operations is implementation dependent. An implementation may choose to not detect exceptions and carry out the sign bit operation. If the implementation does not detect exceptions, or if exception detection is disabled, the computation can be carried out in one of two ways, as a sign bit operation ignoring the rest of the contents of the source register, or by examining the input and appropriately saturating the input prior to performing the operation.

If an implementation chooses to handle exceptions, the exception is handled as follows: If rA is infinity, denorm, or NaN, SPEFSCR[FINV] is set, and FG and FX are cleared. If floating-point invalid input exceptions are enabled, an interrupt is taken and the destination register is not updated.


Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0 5-40 Freescale Semiconductor

efdsub

efdsub SPE FD User

Floating-Point Double-Precision Subtract

efdsub rD,rA,rB



 $rD_{0:63} \leftarrow rA_{0:63} - dp rB_{0:63}$ 

**r**B is subtracted from rA and the result is stored in **r**D. If **r**A is NaN or infinity, the result is either *pmax* ( $a_{sign}==0$ ), or *nmax* ( $a_{sign}==1$ ). Otherwise, If **r**B is NaN or infinity, the result is either *nmax* ( $b_{sign}==0$ ), or *pmax* ( $b_{sign}==1$ ). Otherwise, if an overflow occurs, *pmax* or *nmax* (as appropriate) is stored in **r**D. If an underflow occurs, +0 (for rounding modes RN, RZ, RP) or -0 (for rounding mode RM) is stored in **r**D.

#### **Exceptions:**

If the contents of rA or rB are infinity, denorm, or NaN, SPEFSCR[FINV] is set. If SPEFSCR[FINVE] is set, an interrupt is taken, and the destination register is not updated. Otherwise, if an overflow occurs, SPEFSCR[FOVF] is set, or if an underflow occurs, SPEFSCR[FUNF] is set. If either underflow or overflow exceptions are enabled and the corresponding bit is set, an interrupt is taken. If any of these interrupts are taken, the destination register is not updated.

If the result of this instruction is inexact or if an overflow occurs but overflow exceptions are disabled, and no other interrupt is taken, SPEFSCR[FINXS] is set. If the floating-point inexact exception is enabled, an interrupt is taken using the floating-point round interrupt vector. In this case, the destination register is updated with the truncated result, the FG and FX bits are properly updated to allow rounding to be performed in the interrupt handler.

FG and FX are cleared if an overflow, underflow, or invalid operation/input error is signaled, regardless of enabled exceptions.

efdtsteq

efdtsteg

Floating-Point Double-Precision Test Equal

efdtsteq

0					5	6 8	9	10	11 15	16	20	21										31
0	0	0	1	0	0	crfD	0	0	rA	<b>r</b> B		0	1	0	1	1	1	1	1	1	1	0

```
\begin{array}{l} \texttt{al} \leftarrow \texttt{rA}_{0:63} \\ \texttt{bl} \leftarrow \texttt{rB}_{0:63} \\ \texttt{if (al = bl) then cl} \leftarrow \texttt{1} \\ \texttt{else cl} \leftarrow \texttt{0} \\ \texttt{CR}_{4 * \texttt{crD}: 4 * \texttt{crD} + 3} \leftarrow \texttt{undefined} \ || \ \texttt{cl} \ || \ \texttt{undefined} \ || \ \texttt{undefined} \end{array}
```

crfD,rA,rB

**r**A is compared against **r**B. If **r**A is equal to **r**B, the bit in the **crf**D is set, otherwise it is cleared. Comparison ignores the sign of  $0 \ (+0 = -0)$ . The comparison proceeds after treating NaNs, infinities, and denorms as normalized numbers, using their values of 'e' and 'f' directly.

No exceptions are generated during the execution of **efdtsteq** If strict IEEE-754 compliance is required, the program should use **efdcmpeq**.

Implementation note: In an implementation, the execution of **efdtsteq** is likely to be faster than the execution of **efdcmpeq**.

5-42 Freescale Semiconductor

efdtstgt

SPE FD User

efdtstgt

Floating-Point Double-Precision Test Greater Than

efdtstgt crfD,rA,rB

0					5	6	8	9	10	11	15	16	20	0	21										31
0	0	0	1	0	0	С	<b>rf</b> D	0	0		rA		rB		0	1	0	1	1	1	1	1	1	0	0

```
\begin{array}{l} \text{al} \leftarrow \text{rA}_{\text{0:63}} \\ \text{bl} \leftarrow \text{rB}_{\text{0:63}} \\ \text{if (al > bl) then cl} \leftarrow 1 \\ \text{else cl} \leftarrow 0 \\ \text{CR}_{\text{4*crD:4*crD+3}} \leftarrow \text{undefined } \mid \mid \text{cl} \mid \mid \text{undefined} \mid \mid \text{undefined} \end{array}
```

**r**A is compared against **r**B. If **r**A is greater than **r**B, the bit in the **crf**D is set, otherwise it is cleared. Comparison ignores the sign of  $0 \ (+0 = -0)$ . The comparison proceeds after treating NaNs, infinities, and denorms as normalized numbers, using their values of 'e' and 'f' directly.

No exceptions are generated during the execution of **efdtstgt**. If strict IEEE-754 compliance is required, the program should use **efdcmpgt**.

Implementation note: In an implementation, the execution of **efdtstgt** is likely to be faster than the execution of **efdcmpgt**.

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

efdtstlt SPE FD User efdtstlt

Floating-Point Double-Precision Test Less Than

efdtstlt crfD,rA,rB

0	5	6 8	9 10	11 15	16 20	21										31
0 0 0	0 1 0 0	<b>crf</b> D	0 0	rA	rВ	0	1	0	1	1	1	1	1	1	0	1

```
\begin{array}{l} \text{al} \leftarrow \text{rA}_{\text{0:63}} \\ \text{bl} \leftarrow \text{rB}_{\text{0:63}} \\ \text{if (al < bl) then cl} \leftarrow 1 \\ \text{else cl} \leftarrow 0 \\ \text{CR}_{\text{4*crD:4*crD+3}} \leftarrow \text{undefined } \mid \mid \text{cl} \mid \mid \text{undefined } \mid \mid \text{undefined} \end{array}
```

**r**A is compared against **r**B. If **r**A is less than **r**B, the bit in the **crf**D is set, otherwise it is cleared. Comparison ignores the sign of  $0 \ (+0 = -0)$ . The comparison proceeds after treating NaNs, infinities, and denorms as normalized numbers, using their values of 'e' and 'f' directly.

No exceptions are generated during the execution of **efdtstlt**. If strict IEEE-754 compliance is required, the program should use **efdcmplt**.


Implementation note: In an implementation, the execution of **efdtstlt** is likely to be faster than the execution of **efdcmplt**.

5-44 Freescale Semiconductor

efsabs SPE FS User efsabs

Floating-Point Absolute Value

efsabs rD,rA



 $rD_{32:63} \leftarrow 0b0 \mid \mid rA_{33:63}$ 


The sign bit of rA is cleared and the result is placed into rD.

It is implementation dependent if invalid values for rA (NaN, denorm, infinity) are detected and exceptions are taken.

## efsadd SPE FS User efsadd

Floating-Point Add

efsadd rD,rA,rB



$$rD_{32:63} \leftarrow rA_{32:63} +_{sp} rB_{32:63}$$

The single-precision floating-point value of rA is added to rB and the result is stored in rD.

If an overflow condition is detected or the contents of **r**A or **r**B are NaN or infinity, the result is an appropriately signed maximum floating-point value.

If an underflow condition is detected, the result is an appropriately signed floating-point 0.

The following status bits are set in the SPEFSCR:


- FINV if the contents of rA or rB are +infinity, -infinity, denorm, or NaN
- FOFV if an overflow occurs
- FUNF if an underflow occurs
- FINXS, FG, FX if the result is inexact or overflow occurred and overflow exceptions are disabled

5-46 Freescale Semiconductor

efscfsf SPE FS User efscfsf

Convert Floating-Point from Signed Fraction

efscfsf rD,rB



 $\texttt{rD}_{32:63} \leftarrow \texttt{CnvtI32ToFP32Sat}(\texttt{rB}_{32:63}, \texttt{SIGN}, \texttt{LOWER}, \texttt{F})$ 

The signed fractional value in **r**B is converted to the nearest single-precision floating-point value using the current rounding mode and placed into **r**D.

The following status bits are set in the SPEFSCR:

• FINXS, FG, FX if the result is inexact

efscfsi SPE FS User efscfsi

Convert Floating-Point from Signed Integer

efscfsi rD,rB

0	5 6	10	11			15	16	20	21										31
0 0 0 1 0	0	rD	0 (	0 0	0	0	rE	3	0	1	0	1	1	0	1	0	0	0	1

 $\texttt{rD}_{32:63} \leftarrow \texttt{CnvtSI32ToFP32Sat} \, (\texttt{rB}_{32:63}, \; \texttt{SIGN}, \; \texttt{LOWER}, \; \texttt{I})$ 

The signed integer value in  $\mathbf{r}$ B is converted to the nearest single-precision floating-point value using the current rounding mode and placed into  $\mathbf{r}$ D.

The following status bits are set in the SPEFSCR:

• FINXS, FG, FX if the result is inexact

efscfuf SPE FS User efscfuf

Convert Floating-Point from Unsigned Fraction

efscfuf

0 5 6 10 11 15 16 20 21 31

 $\texttt{rD}_{32:63} \leftarrow \texttt{CnvtI32ToFP32Sat}(\texttt{rB}_{32:63}, \texttt{UNSIGN}, \texttt{LOWER}, \texttt{F})$ 

rD,rB

The unsigned fractional value in  $\mathbf{r}\mathbf{B}$  is converted to the nearest single-precision floating-point value using the current rounding mode and placed into  $\mathbf{r}\mathbf{D}$ .


The following status bits are set in the SPEFSCR:

• FINXS, FG, FX if the result is inexact

efscfui SPE FS User efscfui

Convert Floating-Point from Unsigned Integer

efscfui rD,rB



 $\texttt{rD}_{32:63} \leftarrow \texttt{CnvtI32ToFP32Sat}(\texttt{rB}_{32:63}, \texttt{UNSIGN}, \texttt{LOWER}, \texttt{I})$ 

The unsigned integer value in  $\mathbf{r}\mathbf{B}$  is converted to the nearest single-precision floating-point value using the current rounding mode and placed into  $\mathbf{r}\mathbf{D}$ .

The following status bits are set in the SPEFSCR:

• FINXS, FG, FX if the result is inexact

## efscmpeq

SPE FS User

efscmpeq

Floating-Point Compare Equal

efscmpeq

crD,rA,rB

U					5	ь	8	9	10	11 15	16		20	21										31
0	0	0	1	0	0	cr	)	0	0	rA		<b>r</b> B		0	1	0	1	1	0	0	1	1	1	0
		32:																						

```
bl \leftarrow rB<sub>32:63</sub> if (al = bl) then cl \leftarrow 1 else cl \leftarrow 0 CR<sub>4*crD:4*crD+3</sub> \leftarrow undefined || cl || undefined || undefined
```

The value in **r**A is compared against **r**B. If **r**A equals **r**B, the **cr**D bit is set, otherwise it is cleared. Comparison ignores the sign of 0 (+0 = -0).

If either operand contains a NaN, infinity, or a denorm and floating-point invalid exceptions are enabled in the SPEFSCR, the exception is taken. If the exception is not enabled, the comparison treats NaNs, infinities, and denorms as normalized numbers.

The following status bits are set in SPEFSCR:

• FINV if the contents of **r**A or **r**B are +infinity, -infinity, denorm or NaN

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

## efscmpgt

SPE FS User efscmpgt

Floating-Point Compare Greater Than

efscmpgt

crD,rA,rB

0					5	6	8	9	10	11 15	16		20	21										31
0	0	0	1	0	0	<b>cr</b> D		0	0	rA		rB		0	1	0	1	1	0	0	1	1	0	0
	_																							

```
al \leftarrow rA_{32:63}
bl \leftarrow rB_{32:63}
if (al > bl) then cl \leftarrow 1
else cl \leftarrow 0
CR_{4*crD:4*crD+3} \leftarrow undefined \mid cl \mid undefined \mid undefined
```

The value in rA is compared against rB. If rA is greater than rB, the bit in the crD is set, otherwise it is cleared. Comparison ignores the sign of 0 (+0 = -0).

If either operand contains a NaN, infinity, or a denorm and floating-point invalid exceptions are enabled in the SPEFSCR, the exception is taken. If the exception is not enabled, the comparison treats NaNs, infinities, and denorms as normalized numbers.

The following status bits are set in SPEFSCR:

FINV if the contents of **r**A or **r**B are +infinity, -infinity, denorm or NaN

# efscmplt

SPE FS User

efscmplt

Floating-Point Compare Less Than

efscmplt crD,rA,rB

0 5	6 8 9 10	11 15 1	16 20	21 31
0 0 0 1 0 0	<b>cr</b> D 0 0	rA	rB	0 1 0 1 1 0 0 1 1 0 1

```
\begin{array}{l} \text{al} \leftarrow \text{rA}_{32:63} \\ \text{bl} \leftarrow \text{rB}_{32:63} \\ \text{if (al < bl) then cl} \leftarrow 1 \\ \text{else cl} \leftarrow 0 \\ \text{CR}_{4*\text{crD}:4*\text{crD}+3} \leftarrow \text{undefined} \ || \ \text{cl} \ || \ \text{undefined} \ || \ \text{undefined} \end{array}
```

The value in **r**A is compared against **r**B. If **r**A is less than **r**B, the bit in the **cr**D is set, otherwise it is cleared. Comparison ignores the sign of 0 (+0 = -0).

If either operand contains a NaN, infinity, or a denorm and floating-point invalid exceptions are enabled in the SPEFSCR, the exception is taken. If the exception is not enabled, the comparison treats NaNs, infinities, and denorms as normalized numbers.

The following status bits are set in SPEFSCR:

• FINV if the contents of **r**A or **r**B are +infinity, -infinity, denorm or NaN

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

efsctsf SPE FS User efsctsf

Convert Floating-Point to Signed Fraction

efsctsf rD,rB

0 5	6 10 11	15	16 20 2	21 3
0 0 0 1 0 0	<b>r</b> D 0	0 0 0 0	rB	0 1 0 1 1 0 1 0 1 1

 $\texttt{rD}_{32:63} \leftarrow \texttt{CnvtFP32ToISat}(\texttt{rB}_{32:63}, \texttt{SIGN}, \texttt{LOWER}, \texttt{ROUND}, \texttt{F})$ 

The single-precision floating-point value in **r**B is converted to a signed fraction using the current rounding mode. The result saturates if it cannot be represented in a 32-bit fraction. NaNs are converted to 0.


The following status bits are set in the SPEFSCR:

- FINV if the contents of **r**B are +infinity., -infinity, denorm, or NaN, or **r**B cannot be represented in the target format
- FINXS, FG, FX if the result is inexact

efsctsi SPE FS User efsctsi

Convert Floating-Point to Signed Integer

efsctsi rD,rB



 $\texttt{rD}_{32:63} \leftarrow \texttt{CnvtFP32ToISat}(\texttt{rB}_{32:63}, \texttt{ SIGN, LOWER, ROUND, I})$ 

The single-precision floating-point value in **r**B is converted to a signed integer using the current rounding mode. The result saturates if it cannot be represented in a 32-bit integer. NaNs are converted to 0.

The following status bits are set in the SPEFSCR:

- FINV if the contents of **r**B are +infinity, -infinity, denorm, or NaN, or **r**B cannot be represented in the target format
- FINXS, FG, FX if the result is inexact

efsctsiz SPE FS User efsctsiz

Convert Floating-Point to Signed Integer with Round toward Zero

efsctsiz rD,rB

0 5	6 10 11	15 16	20 21	31
0 0 0 1 0 0	<b>r</b> D 0	0 0 0 0	rB 0 1 0 1 1	0 1 1 0 1 0

 $\texttt{rD}_{32-63} \leftarrow \texttt{CnvtFP32ToISat}(\texttt{rB}_{32:63}, \texttt{SIGN}, \texttt{LOWER}, \texttt{TRUNC}, \texttt{I})$ 

The single-precision floating-point value in **r**B is converted to a signed integer using the rounding mode Round towards Zero. The result saturates if it cannot be represented in a 32-bit integer. NaNs are converted to 0.

efsctuf SPE FS User efsctuf

Convert Floating-Point to Unsigned Fraction

efsctuf rD,rB

0 5	6 10 11	15 16	20 21	31
0 0 0 1 0 0	<b>r</b> D 0	0 0 0 0 <b>r</b> B	0 1 0 1 1 0 1 0 1 1	0

 $\texttt{rD}_{32:63} \leftarrow \texttt{CnvtFP32ToISat}(\texttt{rB}_{32:63}, \texttt{UNSIGN}, \texttt{LOWER}, \texttt{ROUND}, \texttt{F})$ 

The single-precision floating-point value in **r**B is converted to an unsigned fraction using the current rounding mode. The result saturates if it cannot be represented in a 32-bit unsigned fraction. NaNs are converted to 0.

The following status bits are set in the SPEFSCR:

- FINV if the contents of **r**B are +infinity, -infinity, denorm, or NaN, or **r**B cannot be represented in the target format
- FINXS, FG, FX if the result is inexact

efsctui SPE FS User efsctui

Convert Floating-Point to Unsigned Integer

efsctui rD,rB

0 5	6 10 11	15 16	20 21	31
0 0 0 1 0 0	<b>r</b> D 0	0 0 0 0 <b>r</b> B	0 1 0 1 1 0 1 0 1 0	0

 $\texttt{rD}_{32:63} \leftarrow \texttt{CnvtFP32ToISat}(\texttt{rB}_{32:63}, \texttt{UNSIGN}, \texttt{LOWER}, \texttt{ROUND}, \texttt{I})$ 

The single-precision floating-point value in **r**B is converted to an unsigned integer using the current rounding mode. The result saturates if it cannot be represented in a 32-bit unsigned integer. NaNs are converted to 0.

The following status bits are set in the SPEFSCR:

- FINV if the contents of **r**B are +infinity, -infinity, denorm, or NaN, or **r**B cannot be represented in the target format
- FINXS, FG, FX if the result is inexact

5-58 Freescale Semiconductor

efsctuiz SPE FS User efsctuiz

Convert Floating-Point to Unsigned Integer with Round toward Zero

efsctuiz rD,rB

0 5	6 10 11	15 16 2	20 21	31
0 0 0 1 0 0	<b>r</b> D 0	0 0 0 0 <b>r</b> B	0 1 0 1 1 0 1 1 0 0	0

 $\texttt{rD}_{32:63} \leftarrow \texttt{CnvtFP32ToISat}(\texttt{rB}_{32:63}, \texttt{UNSIGN}, \texttt{LOWER}, \texttt{TRUNC}, \texttt{I})$ 

The single-precision floating-point value in **r**B is converted to an unsigned integer using the rounding mode Round toward Zero. The result saturates if it cannot be represented in a 32-bit unsigned integer. NaNs are converted to 0.


The following status bits are set in the SPEFSCR:

- FINV if the contents of **r**B are +infinity, -infinity, denorm, or NaN, or **r**B cannot be represented in the target format
- FINXS, FG, FX if the result is inexact

# efsdiv SPE FS User efsdiv

Floating-Point Divide

efsdiv rD,rA,rB



$$rD_{32:63} \leftarrow rA_{32:63} \div_{sp} rB_{32:63}$$

The single-precision floating-point value in **r**A is divided by **r**B and the result is stored in **r**D.

If an overflow is detected, or **r**B is a denorm (or 0 value), or **r**A is a NaN or infinity and **r**B is a normalized number, the result is an appropriately signed maximum floating-point value.

If an underflow is detected or rB is a NaN or infinity, the result is an appropriately signed floating-point 0.


The following status bits are set in the SPEFSCR:

- FINV if the contents of rA or rB are +infinity, -infinity, denorm, or NaN
- FOFV if an overflow occurs
- FUNV if an underflow occurs
- FDBZS, FDBZ if a divide by zero occurs
- FINXS, FG, FX if the result is inexact or overflow occurred and overflow exceptions are disabled

efsmul SPE FS User efsmul

Floating-Point Multiply

efsmul rD,rA,rB



$$rD_{32:63} \leftarrow rA_{32:63} \times_{sp} rB_{32:63}$$

The single-precision floating-point value in **r**A is multiplied by **r**B and the result is stored in **r**D.

If an overflow is detected the result is an appropriately signed maximum floating-point value.

If one of **r**A or **r**B is a NaN or an infinity and the other is not a denorm or zero, the result is an appropriately signed maximum floating-point value.

If an underflow is detected, or **r**A or **r**B is a denorm, the result is an appropriately signed floating-point 0.


The following status bits are set in the SPEFSCR:

- FINV if the contents of rA or rB are +infinity, -infinity, denorm, or NaN
- FOFV if an overflow occurs
- FUNV if an underflow occurs
- FINXS, FG, FX if the result is inexact or overflow occurred and overflow exceptions are disabled

efsnabs efsnabs SPE FS User

Floating-Point Negative Absolute Value

efsnabs rD,rA




 $\texttt{rD}_{\texttt{32:63}} \leftarrow \texttt{0b1} \ | \ | \ rA_{\texttt{33:63}}$ 

The sign bit of **r**A is set and the result is stored in **r**D. It is implementation dependent if invalid values for rA (NaN, denorm, infinity) are detected and exceptions are taken.

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0 5-62 Freescale Semiconductor efsneg SPE FS User efsneg

Floating-Point Negate

efsneg rD,rA




 $rD_{32:63} \leftarrow \neg rA_{32} \mid \mid rA_{33:63}$ 

The sign bit of **r**A is complemented and the result is stored in **r**D. It is implementation dependent if invalid values for **r**A (NaN, denorm, infinity) are detected and exceptions are taken.

efssub SPE FS User efssub

Floating-Point Subtract

efssub rD,rA,rB



$$rD_{32:63} \leftarrow rA_{32:63} - rB_{32:63}$$

The single-precision floating-point value in **r**B is subtracted from that in **r**A and the result is stored in **r**D.

If an overflow condition is detected or the contents of **r**A or **r**B are NaN or infinity, the result is an appropriately signed maximum floating-point value.

If an underflow condition is detected, the result is an appropriately signed floating-point 0.

The following status bits are set in the SPEFSCR:

- FINV if the contents of rA or rB are +infinity, -infinity, denorm, or NaN
- FOFV if an overflow occurs
- FUNF if an underflow occurs
- FINXS, FG, FX if the result is inexact or overflow occurred and overflow exceptions are disabled

efststeq

SPE FS User

efststeq

Floating-Point Test Equal

efststeq crD,rA,rB

0					5	6	8	9	10	11	15	16	2	20	21										31
0	0	0	1	0	0	<b>cr</b> D		0	0	rA			<b>r</b> B		0	1	0	1	1	0	1	1	1	1	0

```
\begin{array}{l} \text{al} \leftarrow rA_{32:63} \\ \text{bl} \leftarrow rB_{32:63} \\ \text{if (al = bl) then cl} \leftarrow 1 \\ \text{else cl} \leftarrow 0 \\ \text{CR}_{4\star\text{crD}:4\star\text{crD}+3} \leftarrow \text{undefined} \ || \ \text{cl} \ || \ \text{undefined} \end{array}
```

The value in **r**A is compared against **r**B. If **r**A equals **r**B, the bit in **cr**D is set, otherwise it is cleared. Comparison ignores the sign of  $0 \ (+0 = -0)$ . The comparison treats NaNs, infinities, and denorms as normalized numbers.

No exceptions are taken during execution of **efststeq**. If strict IEEE-754 compliance is required, the program should use **efscmpeq**.

efststgt SPE FS User efststgt

Floating-Point Test Greater Than

efststgt crD,rA,rB

0	5 6 8	9 10	11 15	16 20	21										31
0 0 0 1 0	0 <b>cr</b> D	0 0	rA	rB	0	1	0	1	1	0	1	1	1	0	0

```
\begin{array}{l} \text{al} \leftarrow \text{rA}_{32:63} \\ \text{bl} \leftarrow \text{rB}_{32:63} \\ \text{if (al > bl) then cl} \leftarrow 1 \\ \text{else cl} \leftarrow 0 \\ \text{CR}_{4*\text{crD}:4*\text{crD}+3} \leftarrow \text{undefined} \ || \ \text{cl} \ || \ \text{undefined} \ || \ \text{undefined} \end{array}
```

If **r**A is greater than **r**B, the bit in **cr**D is set, otherwise it is cleared. Comparison ignores the sign of 0 + 0 = -0. The comparison treats NaNs, infinities, and denorms as normalized numbers.

No exceptions are taken during the execution of **efststgt**. If strict IEEE-754 compliance is required, the program should use **efscmpgt**.

5-66 Freescale Semiconductor

efststlt SPE FS User efststlt

Floating-Point Test Less Than

efststlt crD,rA,rB

0 5	6 8 9 10	11 15	16 20	21 31
0 0 0 1 0 0	<b>cr</b> D 0 0	rA	rB	0 1 0 1 1 0 1 1 1 0 1

```
\begin{array}{l} \text{al} \leftarrow rA_{32:63} \\ \text{bl} \leftarrow rB_{32:63} \\ \text{if (al < bl) then cl} \leftarrow 1 \\ \text{else cl} \leftarrow 0 \\ \text{CR}_{4\star\text{crD}:4\star\text{crD}+3} \leftarrow \text{undefined} \ || \ \text{cl} \ || \ \text{undefined} \end{array}
```


If **r**A is less than **r**B, the bit in the **cr**D is set, otherwise it is cleared. Comparison ignores the sign of 0 + 0 = -0. The comparison treats NaNs, infinities, and denorms as normalized numbers.

No exceptions are taken during the execution of **efststlt**. If strict IEEE-754 compliance is required, the program should use **efscmplt**.

evabs SPE User evabs

Vector Absolute Value

evabs rD,rA



```
\begin{array}{l} \mathtt{rD_{0:31}} \leftarrow \mathtt{ABS}\,(\mathtt{rA_{0:31}}) \\ \mathtt{rD_{32:63}} \leftarrow \mathtt{ABS}\,(\mathtt{rA_{32:63}}) \end{array}
```

The absolute value of each element of **r**A is placed in the corresponding elements of **r**D, as shown in Figure 5-2. An absolute value of 0x8000\_0000 (most negative number) returns 0x8000\_0000. No overflow is detected.





Figure 5-2. Vector Absolute Value (evabs)

evaddiw SPE User evaddiw

Vector Add Immediate Word

evaddiw rD,rB,UIMM



```
\label{eq:continuity} \begin{array}{lll} \texttt{rD}_{0:31} \leftarrow \texttt{rB}_{0:31} + \texttt{EXTZ}(\texttt{UIMM}) // & \texttt{Modulo sum} \\ \texttt{rD}_{32:63} \leftarrow \texttt{rB}_{32:63} + & \texttt{EXTZ}(\texttt{UIMM}) // & \texttt{Modulo sum} \end{array}
```

UIMM is zero-extended and added to both the high and low elements of **r**B and the results are placed in **r**D, as shown in Figure 5-3. Note that the same value is added to both elements of the register. UIMM is 5 bits.




Figure 5-3. Vector Add Immediate Word (evaddiw)

### evaddsmiaaw




#### evaddsmiaaw

Vector Add Signed, Modulo, Integer to Accumulator Word

rD,rA

evaddsmiaaw



```
\begin{array}{l} \text{rD}_{0:31} \leftarrow \text{ACC}_{0:31} + \text{rA}_{0:31} \\ \text{rD}_{32:63} \leftarrow \text{ACC}_{32:63} + \text{rA}_{32:63} \\ \\ \text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \end{array}
```

Each word element in  $\mathbf{r}A$  is added to the corresponding element in the accumulator and the results are placed in  $\mathbf{r}D$  and into the accumulator, as shown in Figure 5-4.

Other registers altered: ACC




Figure 0-1. Vector Add Signed, Modulo, Integer to Accumulator Word (evaddsmiaaw)

5-70 Freescale Semiconductor


#### evaddssiaaw

SPE User

#### evaddssiaaw

Vector Add Signed, Saturate, Integer to Accumulator Word

evaddssiaaw rD,rA



```
// high  \begin{split} &\text{temp}_{0:63} \leftarrow \text{EXTS}\left(\text{ACC}_{0:31}\right) \ + \ \text{EXTS}\left(\text{rA}_{0:31}\right) \\ &\text{ovh} \leftarrow \text{temp}_{31} \ \oplus \ \text{temp}_{32} \\ &\text{rD}_{0:31} \leftarrow \text{SATURATE}\left(\text{ovh}, \ \text{temp}_{31}, \ 0\text{x80000000}, \ 0\text{x7fffffff}, \ \text{temp}_{32:63}\right) \\ &\text{// low} \\ &\text{temp}_{0:63} \leftarrow \text{EXTS}\left(\text{ACC}_{32:63}\right) \ + \ \text{EXTS}\left(\text{rA}_{32:63}\right) \\ &\text{ovl} \leftarrow \text{temp}_{31} \ \oplus \ \text{temp}_{32} \\ &\text{rD}_{32:63} \leftarrow \text{SATURATE}\left(\text{ovl}, \ \text{temp}_{31}, \ 0\text{x80000000}, \ 0\text{x7fffffff}, \ \text{temp}_{32:63}\right) \\ &\text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \\ &\text{SPEFSCR}_{\text{OVH}} \leftarrow \text{ovh} \\ &\text{SPEFSCR}_{\text{OVH}} \leftarrow \text{ovl} \\ &\text{SPEFSCR}_{\text{SOVH}} \leftarrow \text{SPEFSCR}_{\text{SOVH}} \ | \ \text{ovh} \\ &\text{SPEFSCR}_{\text{SOV}} \leftarrow \text{SPEFSCR}_{\text{SOV}} \ | \ \text{ovl} \end{split}
```

Each signed integer word element in **r**A is sign-extended and added to the corresponding sign-extended element in the accumulator, saturating if overflow or underflow occurs, and the results are placed in **r**D and the accumulator, as shown in Figure 5-4. Any overflow or underflow is recorded in the SPEFSCR overflow and summary overflow bits.

Other registers altered: SPEFSCR ACC




Figure 5-4. Vector Add Signed, Saturate, Integer to Accumulator Word (evaddssiaaw)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

### evaddumiaaw




#### evaddumiaaw

Vector Add Unsigned, Modulo, Integer to Accumulator Word

evaddumiaaw

rD,rA



$$\begin{array}{l} {\rm rD_{0:31}} \leftarrow {\rm ACC_{0:31}} + {\rm rA_{0:31}} \\ {\rm rD_{32:63}} \leftarrow {\rm ACC_{32:63}} + {\rm rA_{32:63}} \end{array}$$

$$\texttt{ACC}_{0:63} \leftarrow \texttt{rD}_{0:63}$$

Each unsigned integer word element in  $\mathbf{r}$ A is added to the corresponding element in the accumulator and the results are placed in  $\mathbf{r}$ D and the accumulator, as shown in Figure 5-5.

Other registers altered: ACC




Figure 5-5. Vector Add Unsigned, Modulo, Integer to Accumulator Word (evaddumiaaw)

5-72 Freescale Semiconductor

#### evaddusiaaw

SPE User

#### evaddusiaaw

Vector Add Unsigned, Saturate, Integer to Accumulator Word

evaddusiaaw

r	D,	r	Α

0 5	6 10	11 15	16				20	21										31
0 0 0 1 0 0	<b>r</b> D	rA	0	0	0	0	0	1	0	0	1	1	0	0	0	0	0	0

```
// high  \begin{split} &\text{temp}_{0:63} \leftarrow \text{EXTZ}(\text{ACC}_{0:31}) + \text{EXTZ}(\text{rA}_{0:31}) \\ &\text{ovh} \leftarrow \text{temp}_{31} \\ &\text{rD}_{0:31} \leftarrow \text{SATURATE}(\text{ovh, temp}_{31}, 0\text{xffffffff}, 0\text{xffffffff, temp}_{32:63}) \\ &\text{// low} \\ &\text{temp}_{0:63} \leftarrow \text{EXTZ}(\text{ACC}_{32:63}) + \text{EXTZ}(\text{rA}_{32:63}) \\ &\text{ovl} \leftarrow \text{temp}_{31} \\ &\text{rD}_{32:63} \leftarrow \text{SATURATE}(\text{ovl, temp}_{31}, 0\text{xffffffff, 0xffffffff, temp}_{32:63}) \\ &\text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \\ &\text{SPEFSCR}_{\text{OVH}} \leftarrow \text{ovh} \\ &\text{SPEFSCR}_{\text{OVH}} \leftarrow \text{ovl} \\ &\text{SPEFSCR}_{\text{SOVH}} \leftarrow \text{SPEFSCR}_{\text{SOVH}} \mid \text{ovh} \\ &\text{SPEFSCR}_{\text{SOV}} \leftarrow \text{SPEFSCR}_{\text{SOV}} \mid \text{ovl} \end{split}
```

Each unsigned integer word element in **r**A is zero-extended and added to the corresponding zero-extended element in the accumulator, saturating if overflow occurs, and the results are placed in **r**D and the accumulator, as shown in Figure 5-6. Any overflow is recorded in the SPEFSCR overflow and summary overflow bits.

Other registers altered: SPEFSCR ACC





Figure 5-6. Vector Add Unsigned, Saturate, Integer to Accumulator Word (evaddusiaaw)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

evaddw SPE User evaddw

Vector Add Word

evaddw rD,rA,rB



```
\begin{array}{l} {\rm rD_{0:31}} \leftarrow {\rm rA_{0:31}} \ + \ {\rm rB_{0:31}} // \ {\rm Modulo \ sum} \\ {\rm rD_{32:63}} \leftarrow {\rm rA_{32:63}} \ + \ {\rm rB_{32:63}} \ // \ {\rm Modulo \ sum} \end{array}
```

The corresponding elements of **r**A and **r**B are added and the results are placed in **r**D, as shown in Figure 5-7. The sum is a modulo sum.




Figure 5-7. Vector Add Word (evaddw)

evand evand SPE User

**Vector AND** 

evand rD,rA,rB



```
\begin{array}{l} {\rm rD_{0:31}} \leftarrow {\rm rA_{0:31}} \ \& \ {\rm rB_{0:31}} \ // \ {\rm Bitwise} \ {\rm AND} \\ {\rm rD_{32:63}} \leftarrow {\rm rA_{32:63}} \ \& \ {\rm rB_{32:63}} // \ {\rm Bitwise} \ {\rm AND} \end{array}
```

The corresponding elements of rA and rB are ANDed bitwise and the results are placed in the corresponding element of **r**D, as shown in Figure 5-8.





Figure 5-8. Vector AND (evand)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0 5-75 Freescale Semiconductor

evandc SPE User evandc

Vector AND with Complement

evandc rD,rA,rB



```
\begin{array}{l} {\rm rD_{0:31}} \leftarrow {\rm rA_{0:31}~\&~(\neg rB_{0:31})}~//~{\rm Bitwise~ANDC} \\ {\rm rD_{32:63}} \leftarrow {\rm rA_{32:63}}~\&~(\neg rB_{32:63})~//~{\rm Bitwise~ANDC} \end{array}
```

The word elements of **r**A and are ANDed bitwise with the complement of the corresponding elements of **r**B. The results are placed in the corresponding element of **r**D, as shown in Figure 5-9.




Figure 5-9. Vector AND with Complement (evandc)


5-76 Freescale Semiconductor

5-77

evcmpeq SPE User evcmpeq

Vector Compare Equal

evcmpeq crD,rA,rB



```
\begin{array}{l} ah \leftarrow rA_{0:31} \\ al \leftarrow rA_{32:63} \\ bh \leftarrow rB_{0:31} \\ bl \leftarrow rB_{32:63} \\ \mbox{if } (ah = bh) \mbox{ then } ch \leftarrow 1 \\ \mbox{else } ch \leftarrow 0 \\ \mbox{if } (al = bl) \mbox{ then } cl \leftarrow 1 \\ \mbox{else } cl \leftarrow 0 \\ \mbox{CR}_{4 \star crD:4 \star crD+3} \leftarrow ch \mid \mid cl \mid \mid (ch \mid cl) \mid \mid (ch \& cl) \end{array}
```

The most significant bit in **cr**D is set if the high-order element of **r**A is equal to the high-order element of **r**B, as shown in Figure 5-10; it is cleared otherwise. The next bit in **cr**D is set if the low-order element of **r**A is equal to the low-order element of **r**B and cleared otherwise. The last two bits of **cr**D are set to the OR and AND of the result of the compare of the high and low elements.




Figure 5-10. Vector Compare Equal (evcmpeq)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

evcmpgts SPE User evcmpgts

Vector Compare Greater Than Signed

evcmpgts crD,rA,rB

0	5 6 8	9 10	11 15	16 20	21			31
0 0 0 1 0	) crD	0 0	rA	rВ	0	1 0 0 0	1 1 0	0 0 1

```
\begin{array}{l} ah \leftarrow rA_{0:31} \\ al \leftarrow rA_{32:63} \\ bh \leftarrow rB_{0:31} \\ bl \leftarrow rB_{32:63} \\ \text{if (ah > bh) then ch} \leftarrow 1 \\ \text{else ch} \leftarrow 0 \\ \text{if (al > bl) then cl} \leftarrow 1 \\ \text{else cl} \leftarrow 0 \\ \text{CR}_{4 \star crD:4 \star crD+3} \leftarrow ch \mid \mid cl \mid \mid (ch \mid cl) \mid \mid (ch \& cl) \end{array}
```

The most significant bit in **cr**D is set if the high-order element of **r**A is greater than the high-order element of **r**B, as shown in Figure 5-11; it is cleared otherwise. The next bit in **cr**D is set if the low-order element of **r**A is greater than the low-order element of **r**B and cleared otherwise. The last two bits of **cr**D are set to the OR and AND of the result of the compare of the high and low elements.




Figure 5-11. Vector Compare Greater Than Signed (evcmpgts)

5-78 Freescale Semiconductor

5-79

## evcmpgtu

SPE User

evcmpgtu

Vector Compare Greater Than Unsigned

evcmpgtu

crD,rA,rB

0	5	6 8	9 10	11 15	16 20	21										31
0 0 0	1 0 0	<b>cr</b> D	0 0	rA	rB	0	1	0	0	0	1	1	0	0	0	0

```
\begin{array}{l} ah \leftarrow rA_{0:31} \\ al \leftarrow rA_{32:63} \\ bh \leftarrow rB_{0:31} \\ bl \leftarrow rB_{32:63} \\ \text{if (ah >U bh) then ch} \leftarrow 1 \\ \text{else ch} \leftarrow 0 \\ \text{if (al >U bl) then cl} \leftarrow 1 \\ \text{else cl} \leftarrow 0 \\ \text{CR}_{4 \star crD:4 \star crD+3} \leftarrow ch \mid \mid cl \mid \mid (ch \mid cl) \mid \mid (ch \& cl) \end{array}
```

The most significant bit in **cr**D is set if the high-order element of **r**A is greater than the high-order element of **r**B, as shown in Figure 5-12; it is cleared otherwise. The next bit in **cr**D is set if the low-order element of **r**A is greater than the low-order element of **r**B and cleared otherwise. The last two bits of **cr**D are set to the OR and AND of the result of the compare of the high and low elements.




Figure 5-12. Vector Compare Greater Than Unsigned (evcmpgtu)

evcmplts SPE User evcmplts

Vector Compare Less Than Signed

evcmplts crD,rA,rB

0	6 8	9 10	11 15	16 20	21			31
0 0 0 1 0	) crD	0 0	rA	rB	0	1 0 0	0 1 1	0 0 1 1

```
\begin{array}{l} ah \leftarrow rA_{0:31} \\ al \leftarrow rA_{32:63} \\ bh \leftarrow rB_{0:31} \\ bl \leftarrow rB_{32:63} \\ \text{if (ah < bh) then ch} \leftarrow 1 \\ \text{else ch} \leftarrow 0 \\ \text{if (al < bl) then cl} \leftarrow 1 \\ \text{else cl} \leftarrow 0 \\ \text{CR}_{4 \star crD:4 \star crD+3} \leftarrow ch \mid \mid cl \mid \mid (ch \mid cl) \mid \mid (ch \& cl) \end{array}
```

The most significant bit in **cr**D is set if the high-order element of **r**A is less than the high-order element of **r**B, as shown in Figure 5-13; it is cleared otherwise. The next bit in **cr**D is set if the low-order element of **r**A is less than the low-order element of **r**B and cleared otherwise. The last two bits of **cr**D are set to the OR and AND of the result of the compare of the high and low elements.





Figure 5-13. Vector Compare Less Than Signed (evcmplts)

5-80 Freescale Semiconductor

evcmpltu evcmpltu SPE User

Vector Compare Less Than Unsigned

crD,rA,rB evcmpltu



```
ah \leftarrow rA_{0:31}
al \leftarrow rA_{32:63}
\mathtt{bh} \leftarrow \mathtt{rB_{0:31}}
bl \leftarrow rB_{32:63}
if (ah <U bh) then ch \leftarrow 1
\texttt{else ch} \leftarrow \texttt{0}
if (al <U bl) then cl \leftarrow 1
\texttt{else cl} \leftarrow \texttt{0}
\mathtt{CR}_{4\star\mathtt{crD}:4\star\mathtt{crD}+3} \leftarrow \mathtt{ch} \ | \ | \ \mathtt{cl} \ | \ | \ (\mathtt{ch} \ | \ \mathtt{cl}) \ | \ | \ (\mathtt{ch} \ \& \ \mathtt{cl})
```

The most significant bit in **cr**D is set if the high-order element of **r**A is less than the high-order element of rB, as shown in Figure 5-14; it is cleared otherwise. The next bit in crD is set if the low-order element of rA is less than the low-order element of rB and cleared otherwise. The last two bits of crD are set to the OR and AND of the result of the compare of the high and low elements.





Figure 5-14. Vector Compare Less Than Unsigned (evcmpltu)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0 Freescale Semiconductor 5-81

evcntlsw eventlsw SPE User

Vector Count Leading Signed Bits Word



The leading sign bits in each element of rA are counted, and the respective count is placed into each element of rD, as shown in Figure 5-15.

eventlzw is used for unsigned operands; eventlsw is used for signed operands.




Figure 5-15. Vector Count Leading Signed Bits Word (evcntlsw)


Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0 5-82 Freescale Semiconductor



Vector Count Leading Zeros Word

rD,rA

evcntlzw



The leading zero bits in each element of  $\mathbf{r}A$  are counted, and the respective count is placed into each element of  $\mathbf{r}D$ , as shown in Figure 5-16.





Figure 5-16. Vector Count Leading Zeros Word (evcntlzw)

evdivws SPE User evdivws

Vector Divide Word Signed

evdivws rD,rA,rB



```
\texttt{dividendh} \leftarrow rA_{0:31}
dividendl \leftarrow rA_{32:63}
divisorh \leftarrow rB_{0:31}
divisorl \leftarrow rB_{32:63}
rD_{0:31} \leftarrow dividendh \div divisorh
rD_{32:63} \leftarrow dividendl \div divisorl
ovh \leftarrow 0
ovl \leftarrow 0
if ((dividendh < 0) & (divisorh = 0)) then
      \mathtt{rD_{0:31}} \leftarrow \mathtt{0x80000000}
      ovh \leftarrow 1
else if ((dividendh >= 0) & (divisorh = 0)) then
      \texttt{rD}_{\texttt{0:31}} \leftarrow \texttt{0x7FFFFFFF}
      ovh \leftarrow 1
else if ((dividendh = 0x80000000) & (divisorh = 0xFFFF FFFF)) then
      \mathtt{rD_{0:31}} \leftarrow \mathtt{0x7FFFFFFF}
      ovh \leftarrow 1
if ((dividendl < 0) & (divisorl = 0)) then
      \mathtt{rD}_{32:63} \leftarrow \mathtt{0x80000000}
      \texttt{ovl} \leftarrow \texttt{1}
else if ((dividendl >= 0) & (divisorl = 0)) then
      rD_{32:63} \leftarrow 0x7FFFFFFF
      ovl \leftarrow 1
else if ((dividendl = 0x80000000) & (divisorl = 0xFFFF_FFFF)) then
      \mathtt{rD}_{32:63} \leftarrow \mathtt{0x7FFFFFF}
      ovl \leftarrow 1
\texttt{SPEFSCR}_{\texttt{OVH}} \leftarrow \texttt{ovh}
\texttt{SPEFSCR}_{\texttt{OV}} \leftarrow \texttt{ovl}
SPEFSCR_{SOVH} \leftarrow SPEFSCR_{SOVH} \mid ovh
SPEFSCR_{SOV} \leftarrow SPEFSCR_{SOV} \mid ovl
```

The two dividends are the two elements of the **r**A contents. The two divisors are the two elements of the **r**B contents, as shown in Figure 5-17. The resulting two 32-bit quotients are placed into **r**D. Remainders are not supplied. The operands and quotients are interpreted as signed integers. If overflow, underflow, or divide by zero occurs, the overflow and summary overflow SPEFSCR bits are set. Note that any overflow indication is always set as a side effect of this instruction. No form is defined that disables the setting of the overflow bits. In case of overflow, a saturated value is delivered into the destination register.




Figure 5-17. Vector Divide Word Signed (evdivws)


Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

5-84 Freescale Semiconductor

evdivwu SPE User evdivwu

Vector Divide Word Unsigned

evdivwu rD,rA,rB



```
\texttt{dividendh} \leftarrow rA_{0:31}
\texttt{dividendl} \leftarrow rA_{32:63}
divisorh \leftarrow rB<sub>0:31</sub>
divisorl ← rB<sub>32:63</sub>
rD_{0:31} \leftarrow dividendh \div divisorh
rD_{32:63} \leftarrow dividendl \div divisorl
\text{ovh} \; \leftarrow \; 0
ovl \leftarrow 0
if (divisorh = 0) then
      rD_{0:31} = 0xFFFFFFFF
      ovh \leftarrow 1
if (divisorl = 0) then
        rD_{32:63} \leftarrow 0xFFFFFFFF
        ovl \leftarrow 1
SPEFSCR_{OVH} \leftarrow ovh
SPEFSCR_{OV} \leftarrow ovl
SPEFSCR_{SOVH} \leftarrow SPEFSCR_{SOVH} \mid ovh
SPEFSCR_{SOV} \leftarrow SPEFSCR_{SOV} \mid ovl
```

The two dividends are the two elements of the contents of rA. The two divisors are the two elements of the contents of rB, as shown in Figure 5-18. Two 32-bit quotients are formed as a result of the division on each of the high and low elements and the quotients are placed into rD. Remainders are not supplied. Operands and quotients are interpreted as unsigned integers. If a divide by zero occurs, the overflow and summary overflow SPEFSCR bits are set. Note that any overflow indication is always set as a side effect of this instruction. No form is defined that disables the setting of the overflow bits. In case of overflow, a saturated value is delivered into the destination register.





Figure 5-18. Vector Divide Word Unsigned (evdivwu)

eveqv SPE User eveqv

Vector Equivalent





```
\begin{array}{l} \texttt{rD}_{\texttt{0:31}} \leftarrow \texttt{rA}_{\texttt{0:31}} \equiv \texttt{rB}_{\texttt{0:31}} \; // \; \texttt{Bitwise XNOR} \\ \texttt{rD}_{\texttt{32:63}} \leftarrow \texttt{rA}_{\texttt{32:63}} \equiv \texttt{rB}_{\texttt{32:63}} \; // \; \texttt{Bitwise XNOR} \end{array}
```

The corresponding elements of  $\mathbf{r}A$  and  $\mathbf{r}B$  are XNORed bitwise, and the results are placed in  $\mathbf{r}D$ , as shown in Figure 5-19.




Figure 5-19. Vector Equivalent (eveqv)


evextsb evextsb SPE User

Vector Extend Sign Byte

evextsb



rD,rA



```
\begin{array}{l} \texttt{rD}_{\texttt{0:31}} \leftarrow \texttt{EXTS}\,(\texttt{rA}_{\texttt{24:31}}) \\ \texttt{rD}_{\texttt{32:63}} \leftarrow \texttt{EXTS}\,(\texttt{rA}_{\texttt{56:63}}) \end{array}
```

The signs of the byte in each of the elements in rA are extended, and the results are placed in rD, as shown in Figure 5-20.





Figure 5-20. Vector Extend Sign Byte (evextsb)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0 Freescale Semiconductor 5-87

evextsh SPE User evextsh

Vector Extend Sign Half Word





```
\begin{array}{l} \texttt{rD}_{\texttt{0:31}} \leftarrow \texttt{EXTS}\,(\texttt{rA}_{\texttt{16:31}}) \\ \texttt{rD}_{\texttt{32:63}} \leftarrow \texttt{EXTS}\,(\texttt{rA}_{\texttt{48:63}}) \end{array}
```

The signs of the half words in each of the elements in  $\mathbf{r}A$  are extended, and the results are placed in  $\mathbf{r}D$ , as shown in Figure 5-21.





Figure 5-21. Vector Extend Sign Half Word (evextsh)

evfsabs SPE FV User evfsabs

Vector Floating-Point Single-Precision Absolute Value



The sign bit of each element in  $\mathbf{r}A$  is set to 0 and the results are placed into  $\mathbf{r}D$ .

#### **Exceptions:**

Exception detection for embedded floating-point absolute value operations is implementation dependent. An implementation may choose to not detect exceptions and carry out the computation. If the implementation does not detect exceptions, or if exception detection is disabled, the computation can be carried out in one of two ways, as a sign bit operation ignoring the rest of the contents of the source register, or by examining the input and appropriately saturating the input prior to performing the operation.

If an implementation chooses to handle exceptions, the exception is handled as follows: if the contents of either element of **r**A are infinity, denorm, or NaN, SPEFSCR[FINV,FINVH] are set appropriately, and SPEFSCR[FGH,FXH,FG,FX] are cleared appropriately. If floating-point invalid input exceptions are enabled, an interrupt is taken and the destination register is not updated.

evfsadd evfsadd SPE FV User

Vector Floating-Point Single-Precision Add

evfsadd rD,rA,rB

0 5	6 10	11 15	16 20	21										31
0 0 0 1 0 0	<b>r</b> D	rA	rВ	0	1	0	1	0	0	0	0	0	0	0

$$rD_{0:31} \leftarrow rA_{0:31} +_{sp} rB_{0:31}$$
  
 $rD_{32:63} \leftarrow rA_{32:63} +_{sp} rB_{32:63}$ 

Each single-precision floating-point element of rA is added to the corresponding element of rB and the results are stored in rD. If an element of rA is NaN or infinity, the corresponding result is either pmax  $(a_{siqn}==0)$ , or nmax  $(a_{siqn}==1)$ . Otherwise, if an element of **r**B is NaN or infinity, the corresponding result is either pmax (b<sub>sign</sub>==0), or nmax (b<sub>sign</sub>==1). Otherwise, if an overflow occurs, pmax or nmax (as appropriate) is stored in the corresponding element of **r**D. If an underflow occurs, +0 (for rounding modes RN, RZ, RP) or -0 (for rounding mode RM) is stored in the corresponding element of rD.

#### **Exceptions:**

If the contents of either element of rA or rB are infinity, denorm, or NaN, SPEFSCR[FINV,FINVH] are set appropriately, and SPEFSCR[FGH,FXH,FG,FX] are cleared appropriately. If SPEFSCR[FINVE] is set, an interrupt is taken and the destination register is not updated. Otherwise, if an overflow occurs, SPEFSCR[FOVF,FOVFH] are set appropriately, or if an underflow occurs, SPEFSCR[FUNF,FUNFH] are set appropriately. If either underflow or overflow exceptions are enabled and a corresponding status bit is set, an interrupt is taken. If any of these interrupts are taken, the destination register is not updated.

If either result element of this instruction is inexact, or overflows but overflow exceptions are disabled, and no other interrupt is taken, or underflows but underflow exceptions are disabled, and no other interrupt is taken, SPEFSCR[FINXS,FINXSH] is set. If the floating-point inexact exception is enabled, an interrupt is taken using the floating-point round interrupt vector. In this case, the destination register is updated with the truncated result(s). The FG and FX bits are properly updated to allow rounding to be performed in the interrupt handler.

FG and FX (FGH and FXH) are cleared if an overflow or underflow interrupt is taken, or if an invalid operation/input error is signaled for the low (high) element (regardless of FINVE).

evfscfsf SPE FV User evfscfsf

Vector Convert Floating-Point Single-Precision from Signed Fraction

evfscfsf rD,rB

0 5	6 10 11	15 16	16 20	21 31
0 0 0 1 0 0	<b>r</b> D 0	0 0 0 0	<b>r</b> B	010 1001 0011

$$\begin{split} & \text{rD}_{0:31} \leftarrow \text{CnvtI32ToFP32Sat} \left( \text{rB}_{0:31} \text{, SIGN, UPPER, F} \right) \\ & \text{rD}_{32:63} \leftarrow \text{CnvtI32ToFP32Sat} \left( \text{rB}_{32:63} \text{, SIGN, LOWER, F} \right) \end{split}$$

Each signed fractional element of **r**B is converted to a single-precision floating-point value using the current rounding mode and the results are placed into the corresponding elements of **r**D.

#### **Exceptions:**

This instruction can signal an inexact status and set SPEFSCR[FINXS] if the conversions are not exact. If the floating-point inexact exception is enabled, an interrupt is taken using the floating-point round interrupt vector. In this case, the destination register is updated with the truncated result(s). The FGH, FXH, FG and FX bits are properly updated to allow rounding to be performed in the interrupt handler.

evfscfsi spe fv user evfscfsi

Vector Convert Floating-Point Single-Precision from Signed Integer

evfscfsi rD,rB

0 5	6 10 11	<b>1</b> 5 1	16 20	21 31
0 0 0 1 0 0	<b>r</b> D 0	0 0 0 0	rB	010 1001 0001

```
\begin{split} \text{rD}_{0:31} \leftarrow \text{CnvtSI32ToFP32Sat} \left( \text{rB}_{0:31}, \text{ SIGN, UPPER, I} \right) \\ \text{rD}_{32:63} \leftarrow \text{CnvtSI32ToFP32Sat} \left( \text{rB}_{32:63}, \text{ SIGN, LOWER, I} \right) \end{split}
```

Each signed integer element of **r**B is converted to the nearest single-precision floating-point value using the current rounding mode and the results are placed into the corresponding element of **r**D.

#### **Exceptions:**

This instruction can signal an inexact status and set SPEFSCR[FINXS] if the conversions are not exact. If the floating-point inexact exception is enabled, an interrupt is taken using the floating-point round interrupt vector. In this case, the destination register is updated with the truncated result(s). The FGH, FXH, FG and FX bits are properly updated to allow rounding to be performed in the interrupt handler.

5-92 Freescale Semiconductor

evfscfuf SPE FV User evfscfuf

Vector Convert Floating-Point Single-Precision from Unsigned Fraction

evfscfuf rD,rB

0 5	6 10 11	15	16 20	21 31
0 0 0 1 0 0	rD 0	0 0 0 0	rВ	010 1001 0010

$$\begin{split} & \text{rD}_{0:31} \leftarrow \text{CnvtI32ToFP32Sat} \left( \text{rB}_{0:31}, \text{ UNSIGN}, \text{ UPPER}, \text{ F} \right) \\ & \text{rD}_{32:63} \leftarrow \text{CnvtI32ToFP32Sat} \left( \text{rB}_{32:63}, \text{ UNSIGN}, \text{ LOWER}, \text{ F} \right) \end{split}$$

Each unsigned fractional element of  $\mathbf{r}\mathbf{B}$  is converted to a single-precision floating-point value using the current rounding mode and the results are placed into the corresponding elements of  $\mathbf{r}\mathbf{D}$ .

#### **Exceptions:**

This instruction can signal an inexact status and set SPEFSCR[FINXS] if the conversions are not exact. If the floating-point inexact exception is enabled, an interrupt is taken using the floating-point round interrupt vector. In this case, the destination register is updated with the truncated result(s). The FGH, FXH, FG and FX bits are properly updated to allow rounding to be performed in the interrupt handler.

evfscfui spe fv user evfscfui

Vector Convert Floating-Point Single-Precision from Unsigned Integer

evfscfui rD,rB

0			5	6	10	11				15	16	20	21		31
0 (	0 0	1 (	0 0	<b>r</b> D		0	0	0	0	0		<b>r</b> B		010 1001 0000	

```
\begin{split} &\text{rD}_{0:31} \leftarrow \text{CnvtI32ToFP32Sat(rB}_{031}, \text{ UNSIGN, UPPER, I)} \\ &\text{rD}_{32:63} \leftarrow \text{CnvtI32ToFP32Sat(rB}_{32:63}, \text{ UNSIGN, LOWER, I)} \end{split}
```

Each unsigned integer element of **r**B is converted to the nearest single-precision floating-point value using the current rounding mode and the results are placed into the corresponding elements of **r**D.

#### **Exceptions:**

This instruction can signal an inexact status and set SPEFSCR[FINXS] if the conversions are not exact. If the floating-point inexact exception is enabled, an interrupt is taken using the floating-point round interrupt vector. In this case, the destination register is updated with the truncated result(s). The FGH, FXH, FG and FX bits are properly updated to allow rounding to be performed in the interrupt handler.

5-94 Freescale Semiconductor

31

## evfscmpeq

SPE FV User

evfscmpeq

Vector Floating-Point Single-Precision Compare Equal

5 6

if (al = bl) then cl  $\leftarrow$  1

evfscmpeq

0

crfD,rA,rB

 $\texttt{CR}_{4\star_{\texttt{CTD}}:4\star_{\texttt{CTD}+3}} \leftarrow \texttt{ch} \ | \ | \ \texttt{cl} \ | \ | \ (\texttt{ch} \ | \ \texttt{cl}) \ | \ | \ (\texttt{ch} \ \& \ \texttt{cl})$ 

8 9 10 11

0 0 0 1	0 0 <b>crf</b> [	0 0	rA	rВ	010 1000 1110
ah $\leftarrow$ rA <sub>0:31</sub> al $\leftarrow$ rA <sub>32:63</sub> bh $\leftarrow$ rB <sub>0:31</sub> bl $\leftarrow$ rB <sub>32:63</sub> if (ah = bh) else ch $\leftarrow$ 0	then ch ←	- 1			

15 16

20 21

Each element of **r**A is compared against the corresponding element of **r**B. If **r**A equals **r**B, the **crf**D bit is set, otherwise it is cleared. Comparison ignores the sign of 0 (+0 = -0).

#### **Exceptions:**

else cl  $\leftarrow$  0

If the contents of either element of **r**A or **r**B are infinity, denorm, or NaN, SPEFSCR[FINV,FINVH] are set appropriately, and SPEFSCR[FGH,FXH,FG,FX] are cleared appropriately. If floating-point invalid input exceptions are enabled, an interrupt is taken, and the condition register is not updated. Otherwise, the comparison proceeds after treating NaNs, infinities, and denorms as normalized numbers, using their values of 'e' and 'f' directly.

# evfscmpgt

SPE FV User

evfscmpgt

Vector Floating-Point Single-Precision Compare Greater Than

evfscmpgt crfD,rA,rB

0 0 0 1 0 0 crfD 0 0 rA rB 010 1000 1100	0					5	6 8	9	10	11 15	16 2	0 21	31
	0	0	0	1	0	0	crfD	0	0	rA	<b>r</b> B	010 1000 1100	

```
\begin{array}{l} \text{ah} \leftarrow r A_{0:31} \\ \text{al} \leftarrow r A_{32:63} \\ \text{bh} \leftarrow r B_{0:31} \\ \text{bl} \leftarrow r B_{32:63} \\ \text{if (ah > bh) then ch} \leftarrow 1 \\ \text{else ch} \leftarrow 0 \\ \text{if (al > bl) then cl} \leftarrow 1 \\ \text{else cl} \leftarrow 0 \\ \text{CR}_{4 \star \text{crD}:4 \star \text{crD}+3} \leftarrow \text{ch} \mid \mid \text{cl} \mid \mid \text{(ch} \mid \text{cl)} \mid \mid \text{(ch \& cl)} \end{array}
```

Each element of **r**A is compared against the corresponding element of **r**B. If **r**A is greater than **r**B, the bit in the **crf**D is set, otherwise it is cleared. Comparison ignores the sign of 0 (+0 = -0).

#### **Exceptions:**

If the contents of either element of **r**A or **r**B are infinity, denorm, or NaN, SPEFSCR[FINV,FINVH] are set appropriately, and SPEFSCR[FGH,FXH,FG,FX] are cleared appropriately. If floating-point invalid input exceptions are enabled then an interrupt is taken, and the condition register is not updated. Otherwise, the comparison proceeds after treating NaNs, infinities, and denorms as normalized numbers, using their values of 'e' and 'f' directly.

5-96 Freescale Semiconductor

# evfscmplt

SPE FV User evfscmplt

Vector Floating-Point Single-Precision Compare Less Than

evfscmplt

crfD,rA,rB

 $\texttt{CR}_{4\star_{\texttt{CTD}}:4\star_{\texttt{CTD}+3}} \leftarrow \texttt{ch} \ | \ | \ \texttt{cl} \ | \ | \ (\texttt{ch} \ | \ \texttt{cl}) \ | \ | \ (\texttt{ch} \ \& \ \texttt{cl})$ 

	0					5	6	8	8 9	10	11		15	16	20	21		31
	0	0	0	1	0	0	C	rfD	(	0		rA		<b>r</b> B			010 1000 1101	
a b b i	h ← l ← h ← f (	- r - 1 - 1 ah	A <sub>32</sub> CB <sub>0</sub> CB <sub>32</sub>	2:63 :31 2:63 bh	3 ) t	hen	ch	<b>←</b>	1									

Each element of rA is compared against the corresponding element of rB. If rA is less than rB, the bit in the **crf**D is set, otherwise it is cleared. Comparison ignores the sign of 0 (+0 = -0).

#### **Exceptions:**

else cl  $\leftarrow$  0

if (al < bl) then cl  $\leftarrow$  1

If the contents of either element of rA or rB are infinity, denorm, or NaN, SPEFSCR[FINV,FINVH] are set appropriately, and SPEFSCR[FGH,FXH,FG,FX] are cleared appropriately. If floating-point invalid input exceptions are enabled then an interrupt is taken, and the condition register is not updated. Otherwise, the comparison proceeds after treating NaNs, infinities, and denorms as normalized numbers, using their values of 'e' and 'f' directly.

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

evfsctsf SPE FV User evfsctsf

Vector Convert Floating-Point Single-Precision to Signed Fraction

evfsctsf rD,rB

0 5	6 10 11	15	16 20	21 31
0 0 0 1 0 0	<b>r</b> D 0	0 0 0 0	rB	010 1001 0111

```
\begin{split} \text{rD}_{0:31} \leftarrow \text{CnvtFP32ToISat}(\text{rB}_{0:31}, \text{ SIGN, UPPER, ROUND, F}) \\ \text{rD}_{32:63} \leftarrow \text{CnvtFP32ToISat}(\text{rB}_{32:63}, \text{ SIGN, LOWER, ROUND, F}) \end{split}
```

Each single-precision floating-point element in **r**B is converted to a signed fraction using the current rounding mode and the result is saturated if it cannot be represented in a 32-bit signed fraction. NaNs are converted as though they were zero.

#### **Exceptions:**

If either element of **r**B is infinity, denorm, or NaN, or if an overflow occurs, SPEFSCR[FINV,FINVH] are set appropriately and SPEFSCR[FGH,FXH,FG,FX] are cleared appropriately. If SPEFSCR[FINVE] is set, an interrupt is taken, the destination register is not updated, and no other status bits are set.

If either result element of this instruction is inexact and no other interrupt is taken, SPEFSCR[FINXS] is set. If the floating-point inexact exception is enabled, an interrupt is taken using the floating-point round interrupt vector. In this case, the destination register is updated with the truncated result. The FGH, FXH, FG and FX bits are properly updated to allow rounding to be performed in the interrupt handler.

5-98 Freescale Semiconductor

evfsctsi SPE FV User evfsctsi

Vector Convert Floating-Point Single-Precision to Signed Integer

evfsctsi rD,rB

0 5	6 10 11	15	16 20	21 31
0 0 0 1 0 0	<b>r</b> D 0	0 0 0 0	rB	010 1001 0101

```
\begin{split} \text{rD}_{0:31} &\leftarrow \text{CnvtFP32ToISat}(\text{rB}_{0:31}, \text{SIGN, UPPER, ROUND, I}) \\ \text{rD}_{32:63} &\leftarrow \text{CnvtFP32ToISat}(\text{rB}_{32:63}, \text{SIGN, LOWER, ROUND, I}) \end{split}
```

Each single-precision floating-point element in **r**B is converted to a signed integer using the current rounding mode and the result is saturated if it cannot be represented in a 32-bit integer. NaNs are converted as though they were zero.

#### **Exceptions:**

If the contents of either element of **r**B are infinity, denorm, or NaN, or if an overflow occurs on conversion, SPEFSCR[FINV,FINVH] are set appropriately, and SPEFSCR[FGH,FXH,FG,FX] are cleared appropriately. If SPEFSCR[FINVE] is set, an interrupt is taken, the destination register is not updated, and no other status bits are set.

If either result element of this instruction is inexact and no other interrupt is taken, SPEFSCR[FINXS] is set. If the floating-point inexact exception is enabled, an interrupt is taken using the floating-point round interrupt vector. In this case, the destination register is updated with the truncated result. The FGH, FXH, FG and FX bits are properly updated to allow rounding to be performed in the interrupt handler.

## evfsctsiz spe fv user evfsctsiz

Vector Convert Floating-Point Single-Precision to Signed Integer with Round toward Zero

evfsctsiz rD,rB

0 5	6 10 11	15	16 20	21 31
0 0 0 1 0 0	<b>r</b> D 0	0 0 0 0	rB	010 1001 1010

```
\begin{split} \text{rD}_{0:31} &\leftarrow \text{CnvtFP32ToISat}(\text{rB}_{0:31}, \text{ SIGN, UPPER, TRUNC, I}) \\ \text{rD}_{32:63} &\leftarrow \text{CnvtFP32ToISat}(\text{rB}_{32:63}, \text{ SIGN, LOWER, TRUNC, I}) \end{split}
```

Each single-precision floating-point element in **r**B is converted to a signed integer using the rounding mode Round toward Zero and the result is saturated if it cannot be represented in a 32-bit integer. NaNs are converted as though they were zero.

#### **Exceptions:**

If either element of **r**B is infinity, denorm, or NaN, or if an overflow occurs, SPEFSCR[FINV,FINVH] are set appropriately, and SPEFSCR[FGH,FXH,FG,FX] are cleared appropriately. If SPEFSCR[FINVE] is set, an interrupt is taken, the destination register is not updated, and no other status bits are set.

If either result element of this instruction is inexact and no other interrupt is taken, SPEFSCR[FINXS] is set. If the floating-point inexact exception is enabled, an interrupt is taken using the floating-point round interrupt vector. In this case, the destination register is updated with the truncated result. The FGH, FXH, FG and FX bits are properly updated to allow rounding to be performed in the interrupt handler.

5-100 Freescale Semiconductor

evfsctuf SPE FV User evfsctuf

Vector Convert Floating-Point Single-Precision to Unsigned Fraction

evfsctuf rD,rB

0 5	6 10 11	15 16	20 21	31
0 0 0 1 0 0	<b>r</b> D 0	0 0 0 0	rB 010 1001 011	0

```
\label{eq:convergence} \begin{split} \text{rD}_{0:31} &\leftarrow \text{CnvtFP32ToISat}(\text{rB}_{0:31}, \text{ UNSIGN, UPPER, ROUND, F}) \\ \text{rD}_{32:63} &\leftarrow \text{CnvtFP32ToISat}(\text{rB}_{32:63}, \text{ UNSIGN, LOWER, ROUND, F}) \end{split}
```

Each single-precision floating-point element in **r**B is converted to an unsigned fraction using the current rounding mode and the result is saturated if it cannot be represented in a 32-bit fraction. NaNs are converted as though they were zero.

#### **Exceptions:**

If either element of **r**B is infinity, denorm, or NaN, or if an overflow occurs, SPEFSCR[FINV,FINVH] are set appropriately, and SPEFSCR[FGH,FXH,FG,FX] are cleared appropriately. If SPEFSCR[FINVE] is set, an interrupt is taken, the destination register is not updated, and no other status bits are set.

If either result element of this instruction is inexact and no other interrupt is taken, SPEFSCR[FINXS] is set. If the floating-point inexact exception is enabled, an interrupt is taken using the floating-point round interrupt vector. In this case, the destination register is updated with the truncated result. The FGH, FXH, FG and FX bits are properly updated to allow rounding to be performed in the interrupt handler.

evfsctui SPE FV User evfsctui

Vector Convert Floating-Point Single-Precision to Unsigned Integer

evfsctui rD,rB

0					5	6	10	) 1	1				15	16	20	21		31
0	0	0	1	0	0		<b>r</b> D	(	C	0	0	0	0		<b>r</b> B		010 1001 0100	

```
\begin{split} \text{rD}_{0:31} \leftarrow \text{CnvtFP32ToISat}(\text{rB}_{0:31}, \text{ UNSIGN, UPPER, ROUND, I}) \\ \text{rD}_{32:63} \leftarrow \text{CnvtFP32ToISat}(\text{rB}_{32:63}, \text{ UNSIGN, LOWER, ROUND, I}) \end{split}
```

Each single-precision floating-point element in **r**B is converted to an unsigned integer using the current rounding mode and the result is saturated if it cannot be represented in a 32-bit integer. NaNs are converted as though they were zero.

#### **Exceptions:**

If either element of **r**B is infinity, denorm, or NaN, or if an overflow occurs, SPEFSCR[FINV,FINVH] are set appropriately, and SPEFSCR[FGH,FXH,FG,FX] are cleared appropriately. If SPEFSCR[FINVE] is set, an interrupt is taken, the destination register is not updated, and no other status bits are set.

If either result element of this instruction is inexact and no other interrupt is taken, SPEFSCR[FINXS] is set. If the floating-point inexact exception is enabled, an interrupt is taken using the floating-point round interrupt vector. In this case, the destination register is updated with the truncated result. The FGH, FXH, FG and FX bits are properly updated to allow rounding to be performed in the interrupt handler.

5-102 Freescale Semiconductor

### evfsctuiz

SPE FV User

evfsctuiz

Vector Convert Floating-Point Single-Precision to Unsigned Integer with Round toward Zero

evfsctuiz rD,rB

0 5	6 10 11	15 1	16 20	21 31
0 0 0 1 0 0	rD 0	0 0 0 0	rB	010 1001 1000

```
\begin{split} \text{rD}_{0:31} \leftarrow \text{CnvtFP32ToISat}(\text{rB}_{0:31}, \text{ UNSIGN, UPPER, TRUNC, I}) \\ \text{rD}_{32:63} \leftarrow \text{CnvtFP32ToISat}(\text{rB}_{32:63}, \text{ UNSIGN, LOWER, TRUNC, I}) \end{split}
```

Each single-precision floating-point element in **r**B is converted to an unsigned integer using the rounding mode Round toward Zero and the result is saturated if it cannot be represented in a 32-bit integer. NaNs are converted as though they were zero.

#### **Exceptions:**

If either element of **r**B is infinity, denorm, or NaN, or if an overflow occurs, SPEFSCR[FINV,FINVH] are set appropriately, and SPEFSCR[FGH,FXH,FG,FX] are cleared appropriately. If SPEFSCR[FINVE] is set, an interrupt is taken, the destination register is not updated, and no other status bits are set.

If either result element of this instruction is inexact and no other interrupt is taken, SPEFSCR[FINXS] is set. If the floating-point inexact exception is enabled, an interrupt is taken using the floating-point round interrupt vector. In this case, the destination register is updated with the truncated result. The FGH, FXH, FG and FX bits are properly updated to allow rounding to be performed in the interrupt handler.

evfsdiv SPE FV User evfsdiv

Vector Floating-Point Single-Precision Divide

evfsdiv rD,rA,rB

0 5	6 10	11 15	16 20	21									31
0 0 0 1 0 0	rD	rA	rВ	0	1 0	1	0	0	0	1	0	0	1

$$\begin{array}{l} \texttt{rD}_{0:31} \leftarrow rA_{0:31} \div_{sp} rB_{0:31} \\ \texttt{rD}_{32:63} \leftarrow rA_{32:63} \div_{sp} rB_{32:63} \end{array}$$

Each single-precision floating-point element of  $\mathbf{r}A$  is divided by the corresponding element of  $\mathbf{r}B$  and the result is stored in  $\mathbf{r}D$ . If an element of  $\mathbf{r}B$  is a NaN or infinity, the corresponding result is a properly signed zero. Otherwise, if an element of  $\mathbf{r}B$  is a zero (or a denormalized number optionally transformed to zero by the implementation), or if an element of  $\mathbf{r}A$  is either NaN or infinity, the corresponding result is either pmax ( $a_{sign}==b_{sign}$ ), or pmax ( $a_{sign}==b_{sign}$ ), or pmax (pmax (pmax (pmax). Otherwise, if an overflow occurs, pmax or pmax (pmax) appropriate) is stored in the corresponding element of pmax0. If an underflow occurs, pmax0 or pmax0 (as appropriate) is stored in the corresponding element of pmax1.

#### **Exceptions:**

If the contents of **r**A or **r**B are infinity, denorm, or NaN, or if both **r**A and **r**B are ±0, SPEFSCR[FINV,FINVH] are set appropriately, and SPEFSCR[FGH,FXH,FG,FX] are cleared appropriately. If SPEFSCR[FINVE] is set, an interrupt is taken and the destination register is not updated. Otherwise, if the content of **r**B is ±0 and the content of **r**A is a finite normalized non-zero number, SPEFSCR[FDBZ,FDBZH] are set appropriately. If floating-point divide-by-zero exceptions are enabled, an interrupt is then taken. Otherwise, if an overflow occurs, SPEFSCR[FOVF,FOVFH] are set appropriately, or if an underflow occurs, SPEFSCR[FUNF,FUNFH] are set appropriately. If either underflow or overflow exceptions are enabled and a corresponding bit is set, an interrupt is taken. If any of these interrupts are taken, the destination register is not updated.

If either result element of this instruction is inexact, or overflows but overflow exceptions are disabled, and no other interrupt is taken, or underflows but underflow exceptions are disabled, and no other interrupt is taken, SPEFSCR[FINXS] is set. If the floating-point inexact exception is enabled, an interrupt is taken using the floating-point round interrupt vector. In this case, the destination register is updated with the truncated result(s). The FG and FX bits are properly updated to allow rounding to be performed in the interrupt handler.

FG and FX (FGH and FXH) are cleared if an overflow or underflow interrupt is taken, or if an invalid operation/input error is signaled for the low (high) element (regardless of FINVE).

5-104 Freescale Semiconductor

evfsmul

SPE FV User

evfsmul

Vector Floating-Point Single-Precision Multiply

evfsmul

rD,rA,rB

0 5	6 10	11 15	16 20	21										31
0 0 0 1 0 0	<b>r</b> D	rA	rВ	0	1	0	1	0	0	0	1	0	0	0

$$\begin{array}{l} \texttt{rD}_{0:31} \leftarrow \texttt{rA}_{0:31} \times_{\texttt{sp}} \texttt{rB}_{0:31} \\ \texttt{rD}_{32:63} \leftarrow \texttt{rA}_{32:63} \times_{\texttt{sp}} \texttt{rB}_{32:63} \end{array}$$

Each single-precision floating-point element of  $\mathbf{r}A$  is multiplied with the corresponding element of  $\mathbf{r}B$  and the result is stored in  $\mathbf{r}D$ . If an element of  $\mathbf{r}A$  or  $\mathbf{r}B$  are either zero (or a denormalized number optionally transformed to zero by the implementation), the corresponding result is a properly signed zero. Otherwise, if an element of  $\mathbf{r}A$  or  $\mathbf{r}B$  are either NaN or infinity, the corresponding result is either pmax ( $a_{sign} = b_{sign}$ ), or pmax ( $a_{sign} = b_{sign}$ ). Otherwise, if an overflow occurs, pmax or pmax (as appropriate) is stored in the corresponding element of pmax (pmax). If an underflow occurs, pmax or pmax (as appropriate) is stored in the corresponding element of pmax (pmax).

#### **Exceptions:**

If the contents of either element of **r**A or **r**B are infinity, denorm, or NaN, SPEFSCR[FINV,FINVH] are set appropriately, and SPEFSCR[FGH,FXH,FG,FX] are cleared appropriately. If SPEFSCR[FINVE] is set, an interrupt is taken and the destination register is not updated. Otherwise, if an overflow occurs, SPEFSCR[FOVF,FOVFH] are set appropriately, or if an underflow occurs, SPEFSCR[FUNF,FUNFH] are set appropriately. If either underflow or overflow exceptions are enabled and a corresponding status bit is set, an interrupt is taken. If any of these interrupts are taken, the destination register is not updated.

If either result element of this instruction is inexact, or overflows but overflow exceptions are disabled, and no other interrupt is taken, or underflows but underflow exceptions are disabled, and no other interrupt is taken, SPEFSCR[FINXS] is set. If the floating-point inexact exception is enabled, an interrupt is taken using the floating-point round interrupt vector. In this case, the destination register is updated with the truncated result(s). The FG and FX bits are properly updated to allow rounding to be performed in the interrupt handler.

FG and FX (FGH and FXH) are cleared if an overflow or underflow exception is taken, or if an invalid operation/input error is signaled for the low (high) element (regardless of FINVE).


### evfsnabs

SPE FV User

evfsnabs

Vector Floating-Point Single-Precision Negative Absolute Value

evfsnabs rD,rA



$$\begin{array}{l} \text{rD}_{0:31} \leftarrow \text{Ob1} \mid \mid \text{rA}_{1:31} \\ \text{rD}_{32:63} \leftarrow \text{Ob1} \mid \mid \text{rA}_{33:63} \end{array}$$

The sign bit of each element in  $\mathbf{r}A$  is set to 1 and the results are placed into  $\mathbf{r}D$ .

#### **Exceptions:**

Exception detection for embedded floating-point absolute value operations is implementation dependent. An implementation may choose to not detect exceptions and carry out the sign bit operation. If the implementation does not detect exceptions, or if exception detection is disabled, the computation can be carried out in one of two ways, as a sign bit operation ignoring the rest of the contents of the source register, or by examining the input and appropriately saturating the input prior to performing the operation.

If an implementation chooses to handle exceptions, the exception is handled as follows: if the contents of either element of **r**A are infinity, denorm, or NaN, SPEFSCR[FINV,FINVH] are set appropriately, and SPEFSCR[FGH,FXH,FG,FX] are cleared appropriately. If floating-point invalid input exceptions are enabled then an interrupt is taken, and the destination register is not updated.


evfsneg

SPE FV User

evfsneg

Vector Floating-Point Single-Precision Negate

evfsneg rD,rA



$$rD_{0:31} \leftarrow \neg rA_0 \mid \mid rA_{1:31}$$
  
 $rD_{32:63} \leftarrow \neg rA_{32} \mid \mid rA_{33:63}$ 

The sign bit of each element in  $\mathbf{r}$ A is complemented and the results are placed into  $\mathbf{r}$ D.

#### **Exceptions:**

Exception detection for embedded floating-point absolute value operations is implementation dependent. An implementation may choose to not detect exceptions and carry out the sign bit operation. If the implementation does not detect exceptions, or if exception detection is disabled, the computation can be carried out in one of two ways, as a sign bit operation ignoring the rest of the contents of the source register, or by examining the input and appropriately saturating the input prior to performing the operation.

If an implementation chooses to handle exceptions, the exception is handled as follows: if the contents of either element of **r**A are infinity, denorm, or NaN, SPEFSCR[FINV,FINVH] are set appropriately, and SPEFSCR[FGH,FXH,FG,FX] are cleared appropriately. If floating-point invalid input exceptions are enabled then an interrupt is taken, and the destination register is not updated.

evfssub

SPE FV User evfssub

Vector Floating-Point Single-Precision Subtract

evfssub

rD,rA,rB

0 5	6 10	11 15	16 20	21										31
0 0 0 1 0 0	rD	rA	rВ	0	1	0	1	0	0	0	0	0	0	1

$$\begin{array}{l} \texttt{rD}_{0:31} \leftarrow \texttt{rA}_{0:31} \mbox{-}_{sp} \texttt{rB}_{0:31} \\ \texttt{rD}_{32:63} \leftarrow \texttt{rA}_{32:63} \mbox{-}_{sp} \texttt{rB}_{32:63} \end{array}$$

Each single-precision floating-point element of rB is subtracted from the corresponding element of rA and the results are stored in **r**D. If an element of **r**A is NaN or infinity, the corresponding result is either *pmax*  $(a_{siqn}==0)$ , or nmax  $(a_{siqn}==1)$ . Otherwise, if an element of **r**B is NaN or infinity, the corresponding result is either nmax (b<sub>sign</sub>==0), or pmax (b<sub>sign</sub>==1). Otherwise, if an overflow occurs, pmax or nmax (as appropriate) is stored in the corresponding element of **r**D. If an underflow occurs, +0 (for rounding modes RN, RZ, RP) or -0 (for rounding mode RM) is stored in the corresponding element of rD.

#### **Exceptions:**

If the contents of either element of rA or rB are infinity, denorm, or NaN, SPEFSCR[FINV,FINVH] are set appropriately, and SPEFSCR[FGH,FXH,FG,FX] are cleared appropriately. If SPEFSCR[FINVE] is set, an interrupt is taken and the destination register is not updated. Otherwise, if an overflow occurs, SPEFSCR[FOVF,FOVFH] are set appropriately, or if an underflow occurs, SPEFSCR[FUNF,FUNFH] are set appropriately. If either underflow or overflow exceptions are enabled and a corresponding status bit is set, an interrupt is taken. If any of these interrupts are taken, the destination register is not updated.

If either result element of this instruction is inexact, or overflows but overflow exceptions are disabled, and no other interrupt is taken, or underflows but underflow exceptions are disabled, and no other interrupt is taken, SPEFSCR[FINXS] is set. If the floating-point inexact exception is enabled, an interrupt is taken using the floating-point round interrupt vector. In this case, the destination register is updated with the truncated result(s). The FG and FX bits are properly updated to allow rounding to be performed in the interrupt handler.

FG and FX (FGH and FXH) are cleared if an overflow or underflow interrupt is taken, or if an invalid operation/input error is signaled for the low (high) element (regardless of FINVE).

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0 5-108 Freescale Semiconductor

### evfststeq

SPE FV User

evfststeg

Vector Floating-Point Single-Precision Test Equal

evfststeq crfD,rA,rB

0 5	6 8 9	10 11 15	16 20	21 31
0 0 0 1 0 0	crfD 0	0 <b>r</b> A	rB	010 1001 1110

```
\begin{array}{l} \text{ah} \leftarrow r A_{0:31} \\ \text{al} \leftarrow r A_{32:63} \\ \text{bh} \leftarrow r B_{0:31} \\ \text{bl} \leftarrow r B_{32:63} \\ \text{if (ah = bh) then ch} \leftarrow 1 \\ \text{else ch} \leftarrow 0 \\ \text{if (al = bl) then cl} \leftarrow 1 \\ \text{else cl} \leftarrow 0 \\ \text{CR}_{4 \star \text{crD}:4 \star \text{crD}+3} \leftarrow \text{ch} \mid \mid \text{cl} \mid \mid \text{(ch} \mid \text{cl)} \mid \mid \text{(ch \& cl)} \end{array}
```

Each element of  $\mathbf{r}A$  is compared against the corresponding element of  $\mathbf{r}B$ . If  $\mathbf{r}A$  equals  $\mathbf{r}B$ , the bit in  $\mathbf{crf}D$  is set, otherwise it is cleared. Comparison ignores the sign of  $0 \ (+0 = -0)$ . The comparison proceeds after treating NaNs, infinities, and denorms as normalized numbers, using their values of 'e' and 'f' directly.

No exceptions are taken during the execution of **evfststeq**. If strict IEEE-754 compliance is required, the program should use **evfscmpeq**.

Implementation note: In an implementation, the execution of **evfststeq** is likely to be faster than the execution of **evfscmpeq**.

evfststgt

SPE FV U	lser
----------	------

evfststgt

Vector Floating-Point Single-Precision Test Greater Than

evfststgt crfD,rA,rB

0	5 6 8	9 10	11 15	16 20	21	31
0 0 0 1 0	crfD	0 0	rA	rB	010 1001 1100	

```
\begin{array}{l} \text{ah} \leftarrow r A_{0:31} \\ \text{al} \leftarrow r A_{32:63} \\ \text{bh} \leftarrow r B_{0:31} \\ \text{bl} \leftarrow r B_{32:63} \\ \text{if (ah > bh) then ch} \leftarrow 1 \\ \text{else ch} \leftarrow 0 \\ \text{if (al > bl) then cl} \leftarrow 1 \\ \text{else cl} \leftarrow 0 \\ \text{CR}_{4 \star \text{crD}:4 \star \text{crD}+3} \leftarrow \text{ch} \mid \mid \text{cl} \mid \mid \text{(ch} \mid \text{cl)} \mid \mid \text{(ch \& cl)} \end{array}
```

Each element of **r**A is compared against the corresponding element of **r**B. If **r**A is greater than **r**B, the bit in **crf**D is set, otherwise it is cleared. Comparison ignores the sign of  $0 \ (+0 = -0)$ . The comparison proceeds after treating NaNs, infinities, and denorms as normalized numbers, using their values of 'e' and 'f' directly.

No exceptions are taken during the execution of **evfststgt**. If strict IEEE-754 compliance is required, the program should use **evfscmpgt**.

Implementation note: In an implementation, the execution of **evfststgt** is likely to be faster than the execution of **evfscmpgt**.

5-110 Freescale Semiconductor

evfststlt

SPE FV User

evfststlt

Vector Floating-Point Single-Precision Test Less Than

evfststlt crfD,rA,rB

0	5 6 8	9 10	11 15	16 20	21 31
0 0 0 1 0	0 <b>crf</b> D	0 0	rA	rB	010 1001 1101

```
\begin{array}{l} \text{ah} \leftarrow r A_{0:31} \\ \text{al} \leftarrow r A_{32:63} \\ \text{bh} \leftarrow r B_{0:31} \\ \text{bl} \leftarrow r B_{32:63} \\ \text{if (ah < bh) then ch} \leftarrow 1 \\ \text{else ch} \leftarrow 0 \\ \text{if (al < bl) then cl} \leftarrow 1 \\ \text{else cl} \leftarrow 0 \\ \text{CR}_{4 \star \text{crD}:4 \star \text{crD}+3} \leftarrow \text{ch} \mid \mid \text{cl} \mid \mid \text{(ch} \mid \text{cl)} \mid \mid \text{(ch \& cl)} \end{array}
```

Each element of **r**A is compared with the corresponding element of **r**B. If **r**A is less than **r**B, the bit in the **crf**D is set, otherwise it is cleared. Comparison ignores the sign of  $0 \ (+0 = -0)$ . The comparison proceeds after treating NaNs, infinities, and denorms as normalized numbers, using their values of 'e' and 'f' directly.


No exceptions are taken during the execution of **evfststlt**. If strict IEEE-754 compliance is required, the program should use **evfscmplt**.

Implementation note: In an implementation, the execution of **evfststlt** is likely to be faster than the execution of **evfscmplt**.

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

evidd SPE, SPE FV, SPE FD User evidd

Vector Load Double Word into Double Word



The double word addressed by EA is loaded from memory and placed in **r**D.

Figure 5-22 shows how bytes are loaded into **r**D as determined by the endian mode.




Figure 5-22. evldd Results in Big- and Little-Endian Modes

Implementation note: If the EA is not double-word aligned, an alignment exception occurs.

5-112 Freescale Semiconductor


evlddx

SPE, SPE FV, SPE FD User evlddx

Vector Load Double Word into Double Word Indexed

evlddx

rD,rA,rB



```
if (rA = 0) then b \leftarrow 0
else b \leftarrow (rA)
EA \leftarrow b + (rB)
rD \leftarrow MEM(EA, 8)
```

The double word addressed by EA is loaded from memory and placed in **r**D.

Figure 5-23 shows how bytes are loaded into **r**D as determined by the endian mode.




Figure 5-23. evlddx Results in Big- and Little-Endian Modes


Implementation note: If the EA is not double-word aligned, an alignment exception occurs.

5-113 Freescale Semiconductor

evidh SPE User evidh

Vector Load Double into Four Half Words

evldh rD,d(rA)



**d** = UIMM \* 8

```
if (rA = 0) then b \leftarrow 0 else b \leftarrow (rA) EA \leftarrow b + EXTZ(UIMM*8) rD_{0:15} \leftarrow MEM(EA, 2) rD_{16:31} \leftarrow MEM(EA+2,2) rD_{32:47} \leftarrow MEM(EA+4,2) rD_{48:63} \leftarrow MEM(EA+6,2)
```

The double word addressed by EA is loaded from memory and placed in **r**D.

Figure 5-24 shows how bytes are loaded into **r**D as determined by the endian mode.




Figure 5-24. evldh Results in Big- and Little-Endian Modes


Implementation note: If the EA is not double-word aligned, an alignment exception occurs.

5-114 Freescale Semiconductor

evidhx SPE User evidhx

Vector Load Double into Four Half Words Indexed

evldhx rD,rA,rB



```
if (rA = 0) then b \leftarrow 0 else b \leftarrow (rA) EA \leftarrow b + (rB) rD_{0:15} \leftarrow MEM(EA, 2) rD_{16:31} \leftarrow MEM(EA+2,2) rD_{32:47} \leftarrow MEM(EA+4,2) rD_{48:63} \leftarrow MEM(EA+6,2)
```

The double word addressed by EA is loaded from memory and placed in **r**D.

Figure 5-25 shows how bytes are loaded into  $\mathbf{r}$ D as determined by the endian mode.





Figure 5-25. evldhx Results in Big- and Little-Endian Modes

Implementation note: If the EA is not double-word aligned, an alignment exception occurs.

evidw SPE User evidw

Vector Load Double into Two Words

evldw rD,d(rA)



if (rA = 0) then  $b \leftarrow 0$  else  $b \leftarrow (rA)$ 

 $\begin{array}{l} \mathtt{EA} \leftarrow \mathtt{b} + \mathtt{EXTZ}(\mathtt{UIMM*8}) \\ \mathtt{rD}_{0:31} \leftarrow \mathtt{MEM}(\mathtt{EA}, \ 4) \\ \mathtt{rD}_{32:63} \leftarrow \mathtt{MEM}(\mathtt{EA+4}, \ 4) \end{array}$ 

The double word addressed by EA is loaded from memory and placed in **r**D.

Figure 5-26 shows how bytes are loaded into **r**D as determined by the endian mode.




Figure 5-26. evldw Results in Big- and Little-Endian Modes


Implementation note: If the EA is not double-word aligned, an alignment exception occurs.

5-116 Freescale Semiconductor

evidwx SPE User evidwx

Vector Load Double into Two Words Indexed

 $\begin{array}{l} \texttt{rD}_{0:31} \leftarrow \texttt{MEM}(\texttt{EA, 4}) \\ \texttt{rD}_{32:63} \leftarrow \texttt{MEM}(\texttt{EA+4, 4}) \end{array}$ 



The double word addressed by EA is loaded from memory and placed in **r**D.

Figure 5-27 shows how bytes are loaded into  $\mathbf{r}$ D as determined by the endian mode.




Figure 5-27. evldwx Results in Big- and Little-Endian Modes

Implementation note: If the EA is not double-word aligned, an alignment exception occurs.


## evlhhesplat



# evlhhesplat

Vector Load Half Word into Half Words Even and Splat

evlhhesplat rD,d(rA)



```
if (rA = 0) then b \leftarrow 0 else b \leftarrow (rA) EA \leftarrow b + EXTZ(UIMM*2) rD_{0:15} \leftarrow MEM(EA, 2) rD_{16:31} \leftarrow 0x0000 rD_{32:47} \leftarrow MEM(EA, 2) rD_{48:63} \leftarrow 0x0000
```

The half word addressed by EA is loaded from memory and placed in the even half words of each element of **r**D.

Figure 5-28 shows how bytes are loaded into **r**D as determined by the endian mode.




Figure 5-28. evlhhesplat Results in Big- and Little-Endian Modes

Implementation note: If the EA is not half-word aligned, an alignment exception occurs.

5-118 Freescale Semiconductor


# evlhhesplatx



## evlhhesplatx

Vector Load Half Word into Half Words Even and Splat Indexed

evlhhesplatx rD,rA,rB



```
if (rA = 0) then b \leftarrow 0 else b \leftarrow (rA) EA \leftarrow b + (rB) rD_{0:15} \leftarrow MEM(EA, 2) rD_{16:31} \leftarrow 0x0000 rD_{32:47} \leftarrow MEM(EA, 2) rD_{48:63} \leftarrow 0x0000
```

The half word addressed by EA is loaded from memory and placed in the even half words of each element of **r**D.

Figure 5-29 shows how bytes are loaded into **r**D as determined by the endian mode.




Figure 5-29. evlhhesplatx Results in Big- and Little-Endian Modes

Implementation note: If the EA is not half-word aligned, an alignment exception occurs.


## evlhhossplat



#### evlhhossplat

Vector Load Half Word into Half Word Odd Signed and Splat

evlhhossplat rD,d(rA)



```
if (rA = 0) then b \leftarrow 0 else b \leftarrow (rA) EA \leftarrow b + EXTZ(UIMM*2) rD<sub>0:31</sub> \leftarrow EXTS(MEM(EA,2)) rD<sub>32:63</sub> \leftarrow EXTS(MEM(EA,2))
```

The half word addressed by EA is loaded from memory and placed in the odd half words sign extended in each element of **r**D.

Figure 5-30 shows how bytes are loaded into **r**D as determined by the endian mode.




Figure 5-30. evlhhossplat Results in Big- and Little-Endian Modes

In big-endian memory, the msb of a is sign extended. In little-endian memory, the msb of b is sign extended.

Implementation note: If the EA is not half-word aligned, an alignment exception occurs.

5-120 Freescale Semiconductor


## evlhhossplatx

SPE User

## evlhhossplatx

Vector Load Half Word into Half Word Odd Signed and Splat Indexed

evlhhossplatx rD,rA,rB



```
if (rA = 0) then b \leftarrow 0 else b \leftarrow (rA) EA \leftarrow b + (rB) rD<sub>0:31</sub> \leftarrow EXTS(MEM(EA,2)) rD<sub>32:63</sub> \leftarrow EXTS(MEM(EA,2))
```

The half word addressed by EA is loaded from memory and placed in the odd half words sign extended in each element of **r**D.

Figure 5-31 shows how bytes are loaded into **r**D as determined by the endian mode.




Figure 5-31. evlhhossplatx Results in Big- and Little-Endian Modes

In big-endian memory, the msb of a is sign extended. In little-endian memory, the msb of b is sign extended.

Implementation note: If the EA is not half-word aligned, an alignment exception occurs.


## evlhhousplat



#### evlhhousplat

Vector Load Half Word into Half Word Odd Unsigned and Splat

evlhhousplat rD,d(rA)



```
if (rA = 0) then b \leftarrow 0 else b \leftarrow (rA)

EA \leftarrow b + EXTZ(UIMM*2)

rD_{0:15} \leftarrow 0x0000

rD_{16:31} \leftarrow MEM(EA,2)

rD_{32:47} \leftarrow 0x0000

rD_{48:63} \leftarrow MEM(EA,2)
```

The half word addressed by EA is loaded from memory and placed in the odd half words zero extended in each element of **r**D.

Figure 5-32 shows how bytes are loaded into **r**D as determined by the endian mode.




Figure 5-32. evlhhousplat Results in Big- and Little-Endian Modes

Implementation note: If the EA is not half-word aligned, an alignment exception occurs.

5-122 Freescale Semiconductor

5-123


# evlhhousplatx



## evlhhousplatx

Vector Load Half Word into Half Word Odd Unsigned and Splat Indexed

evlhhousplatx rD,rA,rB



```
if (rA = 0) then b \leftarrow 0 else b \leftarrow (rA)

EA \leftarrow b + (rB)

rD_{0:15} \leftarrow 0x0000

rD_{16:31} \leftarrow MEM(EA,2)

rD_{32:47} \leftarrow 0x0000

rD_{48:63} \leftarrow MEM(EA,2)
```

The half word addressed by EA is loaded from memory and placed in the odd half words zero extended in each element of **r**D.

Figure 5-33 shows how bytes are loaded into **r**D as determined by the endian mode.




Figure 5-33. evlhhousplatx Results in Big- and Little-Endian Modes

Implementation note: If the EA is not half-word aligned, an alignment exception occurs.

eviwhe SPE User eviwhe

Vector Load Word into Two Half Words Even

evlwhe rD,d(rA)6 15 16 20 21 5 10 11 31 0 1 0 UIMM<sup>1</sup> 0 1 0 0 0 1 0 0 rD rΑ d = UIMM \* 4

```
if (rA = 0) then b \leftarrow 0 else b \leftarrow (rA) EA \leftarrow b + EXTZ(UIMM*4) rD_{0:15} \leftarrow MEM(EA, 2) rD_{16:31} \leftarrow 0x0000 rD_{32:47} \leftarrow MEM(EA+2, 2) rD_{48:63} \leftarrow 0x0000
```

The word addressed by EA is loaded from memory and placed in the even half words in each element of **r**D.

Figure 5-34 shows how bytes are loaded into **r**D as determined by the endian mode.





Figure 5-34. evlwhe Results in Big- and Little-Endian Modes

Implementation note: If the EA is not word aligned, an alignment exception occurs.

5-124 Freescale Semiconductor

eviwhex SPE User eviwhex

Vector Load Word into Two Half Words Even Indexed



The word addressed by EA is loaded from memory and placed in the even half words in each element of **r**D.

Figure 5-35 shows how bytes are loaded into **r**D as determined by the endian mode.





Figure 5-35. evlwhex Results in Big- and Little-Endian Modes

Implementation note: If the EA is not word aligned, an alignment exception occurs.

eviwhos SPE User eviwhos

Vector Load Word into Two Half Words Odd Signed (with sign extension)



The word addressed by EA is loaded from memory and placed in the odd half words sign extended in each element of **r**D.

Figure 5-36 shows how bytes are loaded into **r**D as determined by the endian mode.





Figure 5-36. evlwhos Results in Big- and Little-Endian Modes

In big-endian memory, the most significant bits of a and c are sign extended. In little-endian memory, the most significant bits of b and d are sign extended.

Implementation note: If the EA is not word aligned, an alignment exception occurs.

evlwhosx SPE User evlwhosx

Vector Load Word into Two Half Words Odd Signed Indexed (with sign extension)



The word addressed by EA is loaded from memory and placed in the odd half words sign extended in each element of **r**D.

Figure 5-37 shows how bytes are loaded into **r**D as determined by the endian mode.

 $rD_{32:63} \leftarrow EXTS(MEM(EA+2,2))$ 




Figure 5-37. evlwhosx Results in Big- and Little-Endian Modes


In big-endian memory, the most significant bits of a and c are sign extended. In little-endian memory, the most significant bits of b and d are sign extended.

Implementation note: If the EA is not word aligned, an alignment exception occurs.

evlwhou

evlwhou evlwhou SPE User

Vector Load Word into Two Half Words Odd Unsigned (zero-extended)



```
if (rA = 0) then b \leftarrow 0
else b \leftarrow (rA)
\texttt{EA} \leftarrow \texttt{b} + \texttt{EXTZ}(\texttt{UIMM*4})
rD_{0:15} \leftarrow 0x0000
\texttt{rD}_{\texttt{16:31}} \leftarrow \texttt{MEM(EA,2)}
\texttt{rD}_{32:47} \leftarrow \texttt{0x0000}
\texttt{rD}_{\texttt{48:63}} \, \leftarrow \, \texttt{MEM}\,(\texttt{EA+2,2})
```

The word addressed by EA is loaded from memory and placed in the odd half words zero extended in each element of **r**D.

Figure 5-38 shows how bytes are loaded into **r**D as determined by the endian mode.





Figure 5-38. evlwhou Results in Big- and Little-Endian Modes

Implementation note: If the EA is not word aligned, an alignment exception occurs.

5-128 Freescale Semiconductor evlwhoux SPE User evlwhoux

Vector Load Word into Two Half Words Odd Unsigned Indexed (zero-extended)

rD,rA,rB



else b  $\leftarrow$  (rA) EA  $\leftarrow$  b + (rB) rD<sub>0:15</sub>  $\leftarrow$  0x0000 rD<sub>16:31</sub>  $\leftarrow$  MEM(EA,2) rD<sub>32:47</sub>  $\leftarrow$  0x0000 rD<sub>48:63</sub>  $\leftarrow$  MEM(EA+2,2)

evlwhoux

The word addressed by EA is loaded from memory and placed in the odd half words zero extended in each element of **r**D.

Figure 5-39 shows how bytes are loaded into **r**D as determined by the endian mode.




Figure 5-39. evlwhoux Results in Big- and Little-Endian Modes

Implementation note: If the EA is not word aligned, an alignment exception occurs.


## evlwhsplat



## evlwhsplat

Vector Load Word into Two Half Words and Splat

evlwhsplat rD,d(rA)



<sup>1</sup> **d** = UIMM \* 4

```
if (rA = 0) then b \leftarrow 0 else b \leftarrow (rA) EA \leftarrow b + EXTZ(UIMM*4) rD_{0:15} \leftarrow MEM(EA, 2) rD_{16:31} \leftarrow MEM(EA, 2) rD_{32:47} \leftarrow MEM(EA+2, 2) rD_{48:63} \leftarrow MEM(EA+2, 2)
```

The word addressed by EA is loaded from memory and placed in both the even and odd half words in each element of **r**D.

Figure 5-40 shows how bytes are loaded into **r**D as determined by the endian mode.




Figure 5-40. evlwhsplat Results in Big- and Little-Endian Modes

Implementation note: If the EA is not word aligned, an alignment exception occurs.

5-130 Freescale Semiconductor

# evlwhsplatx


SPE User

#### evlwhsplatx

Vector Load Word into Two Half Words and Splat Indexed

evlwhsplatx

rD,rA,rB



```
if (rA = 0) then b \leftarrow 0 else b \leftarrow (rA) EA \leftarrow b + (rB) rD_{0:15} \leftarrow MEM(EA, 2) rD_{16:31} \leftarrow MEM(EA, 2) rD_{32:47} \leftarrow MEM(EA+2, 2) rD_{48:63} \leftarrow MEM(EA+2, 2)
```

The word addressed by EA is loaded from memory and placed in both the even and odd half words in each element of **r**D.

Figure 5-41 shows how bytes are loaded into **r**D as determined by the endian mode.




Figure 5-41. evlwhsplatx Results in Big- and Little-Endian Modes

Implementation note: If the EA is not word aligned, an alignment exception occurs.


# evlwwsplat



evlwwsplat

Vector Load Word into Word and Splat

evlwwsplat rD,d(rA)



 $^{1}$  **d** = UIMM \* 4

```
if (rA = 0) then b \leftarrow 0 else b \leftarrow (rA) EA \leftarrow b + EXTZ(UIMM*4) rD<sub>0:31</sub> \leftarrow MEM(EA,4) rD<sub>32:63</sub> \leftarrow MEM(EA,4)
```

The word addressed by EA is loaded from memory and placed in both elements of **r**D.

Figure 5-42 shows how bytes are loaded into **r**D as determined by the endian mode.




Figure 5-42. evlwwsplat Results in Big- and Little-Endian Modes

Implementation note: If the EA is not word aligned, an alignment exception occurs.

5-132 Freescale Semiconductor

## evlwwsplatx


SPE User

#### evlwwsplatx

Vector Load Word into Word and Splat Indexed

evlwwsplatx

rD,rA,rB



```
if (rA = 0) then b \leftarrow 0 else b \leftarrow (rA) EA \leftarrow b + (rB) rD_{0:31} \leftarrow MEM(EA,4) rD_{32:63} \leftarrow MEM(EA,4)
```

The word addressed by EA is loaded from memory and placed in both elements of **r**D.

Figure 5-43 shows how bytes are loaded into  $\mathbf{r}$ D as determined by the endian mode.




Figure 5-43. evlwwsplatx Results in Big- and Little-Endian Modes

Implementation note: If the EA is not word aligned, an alignment exception occurs.

#### evmergehi


SPE, SPE FV, SPE FD User

evmergehi

Vector Merge High

evmergehi

rD,rA,rB



$$\begin{array}{l} \mathtt{rD_{0:31}} \leftarrow \mathtt{rA_{0:31}} \\ \mathtt{rD_{32:63}} \leftarrow \mathtt{rB_{0:31}} \end{array}$$

The high-order elements of rA and rB are merged and placed into rD, as shown in Figure 5-44.




Figure 5-44. High Order Element Merging (evmergehi)

Note: A vector splat high can be performed by specifying the same register in rA and rB.

# evmergehilo


SPE, SPE FV, SPE FD User

evmergehilo

Vector Merge High/Low

evmergehilo

rD,rA,rB



$$\begin{array}{l} \texttt{rD}_{0:31} \leftarrow \texttt{rA}_{0:31} \\ \texttt{rD}_{32:63} \leftarrow \texttt{rB}_{32:63} \end{array}$$

The high-order element of  $\mathbf{r}A$  and the low-order element of  $\mathbf{r}B$  are merged and placed into  $\mathbf{r}D$ , as shown in Figure 5-45.




Figure 5-45. High Order Element Merging (evmergehilo)

Application note: With appropriate specification of rA and rB, evmergehi, evmergelo, evmergehilo, and evmergelohi provide a full 32-bit permute of two source operands.

# evmergelo




evmergelo

Vector Merge Low

evmergelo

rD,rA,rB



$$\begin{array}{l} \mathtt{rD_{0:31}} \leftarrow \mathtt{rA_{32:63}} \\ \mathtt{rD_{32:63}} \leftarrow \mathtt{rB_{32:63}} \end{array}$$

The low-order elements of rA and rB are merged and placed in rD, as shown in Figure 5-46.




Figure 5-46. Low Order Element Merging (evmergelo)

Note: A vector splat low can be performed by specifying the same register in **r**A and **r**B.

## evmergelohi


SPE User

## evmergelohi

Vector Merge Low/High

evmergelohi

rD,rA,rB



$$\begin{array}{l} \mathtt{rD_{0:31}} \leftarrow \mathtt{rA_{32:63}} \\ \mathtt{rD_{32:63}} \leftarrow \mathtt{rB_{0:31}} \end{array}$$

The low-order element of  $\mathbf{r}$ A and the high-order element of  $\mathbf{r}$ B are merged and placed into  $\mathbf{r}$ D, as shown in Figure 5-47.




Figure 5-47. Low Order Element Merging (evmergelohi)

Note: A vector swap can be performed by specifying the same register in rA and rB.


## evmhegsmfaa



### evmhegsmfaa

Vector Multiply Half Words, Even, Guarded, Signed, Modulo, Fractional and Accumulate

evmhegsmfaa rD,rA,rB



```
\begin{array}{l} \text{temp}_{0:31} \leftarrow \text{rA}_{32:47} \times_{\text{sf}} \text{rB}_{32:47} \\ \text{temp}_{0:63} \leftarrow \text{EXTS} (\text{temp}_{0:31}) \\ \text{rD}_{0:63} \leftarrow \text{ACC}_{0:63} + \text{temp}_{0:63} \\ \text{// update accumulator} \\ \text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \end{array}
```

The corresponding low even-numbered, half-word signed fractional elements in **r**A and **r**B are multiplied. The product is added to the contents of the 64-bit accumulator and the result is placed into **r**D and the accumulator, as shown in Figure 5-48.

Note: This is a modulo sum. There is no overflow check and no saturation is performed. Any overflow of the 64-bit sum is not recorded into the SPEFSCR.




Figure 5-48. evmhegsmfaa (Even Form)

5-138 Freescale Semiconductor


#### evmhegsmfan



### evmhegsmfan

Vector Multiply Half Words, Even, Guarded, Signed, Modulo, Fractional and Accumulate Negative

evmhegsmfan rD,rA,rB



```
\begin{array}{l} \text{temp}_{0:31} \leftarrow \text{rA}_{32:47} \times_{\text{sf}} \text{rB}_{32:47} \\ \text{temp}_{0:63} \leftarrow \text{EXTS} (\text{temp}_{0:31}) \\ \text{rD}_{0:63} \leftarrow \text{ACC}_{0:63} - \text{temp}_{0:63} \\ \text{// update accumulator} \\ \text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \end{array}
```

The corresponding low even-numbered, half-word signed fractional elements in **r**A and **r**B are multiplied. The product is subtracted from the contents of the 64-bit accumulator and the result is placed into **r**D and the accumulator, as shown in Figure 5-49.

Note: This is a modulo difference. There is no overflow check and no saturation is performed. Any overflow of the 64-bit difference is not recorded into the SPEFSCR.




Figure 5-49. evmhegsmfan (Even Form)


## evmhegsmiaa

SPE User

## evmhegsmiaa

Vector Multiply Half Words, Even, Guarded, Signed, Modulo, Integer and Accumulate

evmhegsmiaa rD,rA,rB



```
\begin{array}{l} \text{temp}_{0:31} \leftarrow \text{rA}_{32:47} \times_{\text{si}} \text{rB}_{32:47} \\ \text{temp}_{0:63} \leftarrow \text{EXTS} (\text{temp}_{0:31}) \\ \text{rD}_{0:63} \leftarrow \text{ACC}_{0:63} + \text{temp}_{0:63} \\ \text{// update accumulator} \\ \text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \end{array}
```

The corresponding low even-numbered half-word signed integer elements in **r**A and **r**B are multiplied. The intermediate product is sign-extended and added to the contents of the 64-bit accumulator, and the resulting sum is placed into **r**D and into the accumulator, as shown in Figure 5-50.

Note: This is a modulo sum. There is no overflow check and no saturation is performed. Any overflow of the 64-bit sum is not recorded into the SPEFSCR.




Figure 5-50. evmhegsmiaa (Even Form)

5-140 Freescale Semiconductor

5-141


#### evmhegsmian

SPE User

### evmhegsmian

Vector Multiply Half Words, Even, Guarded, Signed, Modulo, Integer and Accumulate Negative

evmhegsmian rD,rA,rB



```
\begin{array}{l} \text{temp}_{0:31} \leftarrow \text{rA}_{32:47} \times_{\text{si}} \text{rB}_{32:47} \\ \text{temp}_{0:63} \leftarrow \text{EXTS} (\text{temp}_{0:31}) \\ \text{rD}_{0:63} \leftarrow \text{ACC}_{0:63} - \text{temp}_{0:63} \\ \text{// update accumulator} \\ \text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \end{array}
```

The corresponding low even-numbered half-word signed integer elements in **r**A and **r**B are multiplied. The intermediate product is sign-extended and subtracted from the contents of the 64-bit accumulator, and the result is placed into **r**D and into the accumulatorFigure 5-51.

Note: This is a modulo difference. There is no check for overflow and no saturation is performed. Any overflow of the 64-bit difference is not recorded into the SPEFSCR.




Figure 5-51. evmhegsmian (Even Form)


## evmhegumiaa

SPE User

### evmhegumiaa

Vector Multiply Half Words, Even, Guarded, Unsigned, Modulo, Integer and Accumulate

evmhegumiaa rD,rA,rB



```
\begin{array}{l} \text{temp}_{0:31} \leftarrow \text{rA}_{32:47} \times_{\text{ui}} \text{rB}_{32:47} \\ \text{temp}_{0:63} \leftarrow \text{EXTZ}(\text{temp}_{0:31}) \\ \text{rD}_{0:63} \leftarrow \text{ACC}_{0:63} + \text{temp}_{0:63} \\ \text{// update accumulator} \\ \text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \end{array}
```

The corresponding low even-numbered half-word unsigned integer elements in **r**A and **r**B are multiplied. The intermediate product is zero-extended and added to the contents of the 64-bit accumulator. The resulting sum is placed into **r**D and into the accumulator, as shown in Figure 5-52.

Note: This is a modulo sum. There is no overflow check and no saturation is performed. Any overflow of the 64-bit sum is not recorded into the SPEFSCR.




Figure 5-52. evmhegumiaa (Even Form)

5-142 Freescale Semiconductor

5-143


#### evmhegumian



## evmhegumian

Vector Multiply Half Words, Even, Guarded, Unsigned, Modulo, Integer and Accumulate Negative

evmhegumian rD,rA,rB



```
\begin{array}{l} \text{temp}_{0:31} \leftarrow \text{rA}_{32:47} \times_{\text{ui}} \text{rB}_{32:47} \\ \text{temp}_{0:63} \leftarrow \text{EXTZ} (\text{temp}_{0:31}) \\ \text{rD}_{0:63} \leftarrow \text{ACC}_{0:63} - \text{temp}_{0:63} \\ \text{// update accumulator} \\ \text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \end{array}
```

The corresponding low even-numbered unsigned integer elements in **r**A and **r**B are multiplied. The intermediate product is zero-extended and subtracted from the contents of the 64-bit accumulator. The result is placed into **r**D and into the accumulatorFigure 5-53.

Note: This is a modulo difference. There is no check for overflow and no saturation is performed. Any overflow of the 64-bit difference is not recorded into the SPEFSCR.




Figure 5-53. evmhegumian (Even Form)

evmhesmf SPE User evmhesmf

Vector Multiply Half Words, Even, Signed, Modulo, Fractional (to Accumulator)



0					5	6	10	11	15	16	20	21				25	26	27				31	
0	0	0	1	0	0		<b>r</b> D		rA		<b>r</b> B	1	0	0	0	0	Α	0	1	0	1	1	

```
// high rD_{0:31} \leftarrow (rA_{0:15} \times_{sf} rB_{0:15}) // low rD_{32:63} \leftarrow (rA_{32:47} \times_{sf} rB_{32:47}) // update accumulator if A = 1 then ACC_{0:63} \leftarrow rD_{0:63}
```

The corresponding even-numbered half-word signed fractional elements in **r**A and **r**B are multiplied then placed into the corresponding words of **r**DFigure 5-54.

If A = 1, the result in **r**D is also placed into the accumulator.

Other registers altered: ACC (If A = 1)




Figure 5-54. Even Multiply of Two Signed Modulo Fractional Elements (to Accumulator) (evmhesmf)

5-144 Freescale Semiconductor

#### evmhesmfaaw

SPE User

#### evmhesmfaaw

Vector Multiply Half Words, Even, Signed, Modulo, Fractional and Accumulate into Words

evmhesmfaaw

rD,rA,rB

0 5	6 10	11 15	16 20	21										31
0 0 0 1 0 0	<b>r</b> D	rA	rВ	1	0	1	0	0	0	0	1	0	1	1

```
// high  \begin{split} &\text{temp}_{0:31} \leftarrow (\text{rA}_{0:15} \times_{\text{sf}} \text{rB}_{0:15}) \\ &\text{rD}_{0:31} \leftarrow \text{ACC}_{0:31} + \text{temp}_{0:31} \\ \\ &\text{// low} \\ &\text{temp}_{0:31} \leftarrow (\text{rA}_{32:47} \times_{\text{sf}} \text{rB}_{32:47}) \\ &\text{rD}_{32:63} \leftarrow \text{ACC}_{32:63} + \text{temp}_{0:31} \\ \\ &\text{// update accumulator} \\ &\text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \end{split}
```

For each word element in the accumulator, the corresponding even-numbered half-word signed fractional elements in **r**A and **r**B are multiplied. The 32 bits of each intermediate product are added to the contents of the accumulator words to form intermediate sums, which are placed into the corresponding **r**D words and into the accumulator, as shown in Figure 5-55.

Other registers altered: ACC




Figure 5-55. Even Form of Vector Half-Word Multiply (evmhesmfaaw)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

#### evmhesmfanw

SPE User

#### evmhesmfanw

Vector Multiply Half Words, Even, Signed, Modulo, Fractional and Accumulate Negative into Words

evmhesmfanw rD,rA,rB

0 5	6 10	11 15	16 20	21									31
0 0 0 1 0 0	<b>r</b> D	rA	rB	1	0 1	1	0	0	0	1	0	1	1

```
// high  \begin{split} &\text{temp}_{0:31} \leftarrow \text{rA}_{0:15} \times_{\text{sf}} \text{rB}_{0:15} \\ &\text{rD}_{0:31} \leftarrow \text{ACC}_{0:31} - \text{temp}_{0:31} \\ \\ &\text{// low} \\ &\text{temp}_{0:31} \leftarrow \text{rA}_{32:47} \times_{\text{sf}} \text{rB}_{32:47} \\ &\text{rD}_{32:63} \leftarrow \text{ACC}_{32:63} - \text{temp}_{0:31} \\ \\ &\text{// update accumulator} \\ &\text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \end{split}
```

For each word element in the accumulator, the corresponding even-numbered half-word signed fractional elements in **r**A and **r**B are multiplied. The 32-bit intermediate products are subtracted from the contents of the accumulator words to form intermediate differences, which are placed into the corresponding **r**D words and into the accumulator, as shown in Figure 5-56.

Other registers altered: ACC




Figure 5-56. Even Form of Vector Half-Word Multiply (evmhesmfanw)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

5-146 Freescale Semiconductor

5-147

evmhesmi spe user evmhesmi

Vector Multiply Half Words, Even, Signed, Modulo, Integer (to Accumulator)

evmhesmi	rD,rA,rB	$(\mathbf{A} = 0)$
evmhesmia	rD,rA,rB	$(\mathbf{A} = 1)$

0					5	6	10	11	15	16	20	21				25	26	27				31	
0	0	0	1	0	0		<b>r</b> D		rA		<b>r</b> B	1	0	0	0	0	Α	0	1	0	0	1	

```
// high rD_{0:31} \leftarrow rA_{0:15} \times_{si} rB_{0:15} // low rD_{32:63} \leftarrow rA_{32:47} \times_{si} rB_{32:47} // update accumulator if A = 1, then ACC_{0:63} \leftarrow rD_{0:63}
```

The corresponding even-numbered half-word signed integer elements in **r**A and **r**B are multiplied. The two 32-bit products are placed into the corresponding words of **r**D, as shown in Figure 5-57.

If A = 1, the result in **r**D is also placed into the accumulator.

Other registers altered: ACC (If A = 1)




Figure 5-57. Even Form for Vector Multiply (to Accumulator) (evmhesmi)

#### evmhesmiaaw


SPE User

#### evmhesmiaaw

Vector Multiply Half Words, Even, Signed, Modulo, Integer and Accumulate into Words

evmhesmiaaw

rD,rA,rB



```
// high  \begin{split} &\text{temp}_{0:31} \leftarrow \text{rA}_{0:15} \times_{\text{si}} \text{rB}_{0:15} \\ &\text{rD}_{0:31} \leftarrow \text{ACC}_{0:31} + \text{temp}_{0:31} \\ &\text{// low} \\ &\text{temp}_{0:31} \leftarrow \text{rA}_{32:47} \times_{\text{si}} \text{rB}_{32:47} \\ &\text{rD}_{32:63} \leftarrow \text{ACC}_{32:63} + \text{temp}_{0:31} \\ &\text{// update accumulator} \\ &\text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \end{split}
```

For each word element in the accumulator, the corresponding even-numbered half-word signed integer elements in **r**A and **r**B are multiplied. Each intermediate 32-bit product is added to the contents of the accumulator words to form intermediate sums, which are placed into the corresponding **r**D words and into the accumulator, as shown in Figure 5-58.

Other registers altered: ACC




Figure 5-58. Even Form of Vector Half-Word Multiply (evmhesmiaaw)

#### evmhesmianw

SPE User

#### evmhesmianw

Vector Multiply Half Words, Even, Signed, Modulo, Integer and Accumulate Negative into Words

evmhesmianw

rD,rA,rB

0 5	6 10	11 15	16 20	21										31
0 0 0 1 0 0	rD	rA	rB	1	0	1	1	0	0	0	1	0	0	1

```
// high  \begin{split} &\text{temp0}_{0:31} \leftarrow \text{rA}_{0:15} \times_{\text{si}} \text{rB}_{0:15} \\ &\text{rD}_{0:31} \leftarrow \text{ACC}_{0:31} - \text{temp0}_{0:31} \\ \\ &\text{// low} \\ &\text{temp1}_{0:31} \leftarrow \text{rA}_{32:47} \times_{\text{si}} \text{rB}_{32:47} \\ &\text{rD}_{32:63} \leftarrow \text{ACC}_{32:63} - \text{temp1}_{0:31} \\ \\ &\text{// update accumulator} \\ &\text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \end{split}
```

For each word element in the accumulator, the corresponding even-numbered half-word signed integer elements in **r**A and **r**B are multiplied. Each intermediate 32-bit product is subtracted from the contents of the accumulator words to form intermediate differences, which are placed into the corresponding **r**D words and into the accumulator, as shown in Figure 5-59.

Other registers altered: ACC




Figure 5-59. Even Form of Vector Half-Word Multiply (evmhesmianw)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

evmhessf SPE User evmhessf

Vector Multiply Half Words, Even, Signed, Saturate, Fractional (to Accumulator)

evmhessf	rD,rA,rB	$(\mathbf{A} = 0)$
evmhessfa	rD,rA,rB	(A = 1)

0					5	6	10	11	15	16	20	21				25	26	27				31	
0	0	0	1	0	0		<b>r</b> D		rA		rB	1	0	0	0	0	Α	0	0	0	1	1	

```
// high
\texttt{temp}_{0:31} \leftarrow \texttt{rA}_{0:15} \times_{\texttt{sf}} \texttt{rB}_{0:15}
if (rA_{0:15} = 0x8000) & (rB_{0:15} = 0x8000) then
      rD_{0:31} \leftarrow 0x7FFF_FFFF //saturate
      movh \leftarrow 1
else
      rD_{0:31} \leftarrow temp_{0:31}
      movh \leftarrow 0
temp_{0:31} \leftarrow rA_{32:47} \times_{sf} rB_{32:47}
if (rA_{32:47} = 0x8000) \& (rB_{32:47} = 0x8000) then
      rD_{32:63} \leftarrow 0x7FFF\_FFFF //saturate
      movl \leftarrow 1
else
     rD_{32:63} \leftarrow temp_{0:31}
     movl \leftarrow 0
// update accumulator
if A = 1 then ACC_{0:63} \leftarrow rD_{0:63}
// update SPEFSCR
\texttt{SPEFSCR}_{\texttt{OVH}} \, \leftarrow \texttt{movh}
SPEFSCR_{OV} \leftarrow movl
SPEFSCR_{SOVH} \leftarrow SPEFSCR_{SOVH} \mid movh
SPEFSCR_{SOV} \leftarrow SPEFSCR_{SOV} \mid mov1
```

The corresponding even-numbered half-word signed fractional elements in  $\mathbf{r}A$  and  $\mathbf{r}B$  are multiplied. The 32 bits of each product are placed into the corresponding words of  $\mathbf{r}D$ , as shown in Figure 5-60. If both inputs are -1.0, the result saturates to the largest positive signed fraction and the overflow and summary overflow bits are recorded in the SPEFSCR.

If A = 1, the result in **r**D is also placed into the accumulator.

Other registers altered: SPEFSCR, ACC (If A = 1)




Figure 5-60. Even Multiply of Two Signed Saturate Fractional Elements (to Accumulator) (evmhessf)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

5-150 Freescale Semiconductor


#### evmhessfaaw

SPE User

#### evmhessfaaw

Vector Multiply Half Words, Even, Signed, Saturate, Fractional and Accumulate into Words

evmhessfaaw rD,rA,rB



```
// high
\texttt{temp}_{0:31} \leftarrow \texttt{rA}_{0:15} \times_{\texttt{sf}} \texttt{rB}_{0:15}
if (rA_{0:15} = 0x8000) & (rB_{0:15} = 0x8000) then
      temp_{0:31} \leftarrow 0x7FFF\_FFFF //saturate
      movh \leftarrow 1
      movh \leftarrow 0
temp_{0:63} \leftarrow EXTS(ACC_{0:31}) + EXTS(temp_{0:31})
\texttt{ovh} \, \leftarrow (\texttt{temp}_{31} \, \oplus \, \texttt{temp}_{32})
\texttt{rD}_{0:31} \leftarrow \texttt{SATURATE} (\texttt{ovh, temp}_{31, 0x8000\_0000, 0x7FFF\_FFFF, temp}_{32:63})
temp_{0:31} \leftarrow rA_{32:47} \times_{sf} rB_{32:47}
if (rA_{32:47} = 0x8000) & (rB_{32:47} = 0x8000) then
      temp_{0:31} \leftarrow 0x7FFF\_FFFF //saturate
else
      movl \leftarrow 0
temp_{0:63} \leftarrow EXTS(ACC_{32:63}) + EXTS(temp_{0:31})
ovl \leftarrow (\text{temp}_{31} \oplus \text{temp}_{32})
\texttt{rD}_{32:63} \leftarrow \texttt{SATURATE}(\texttt{ovl}, \texttt{temp}_{31, \texttt{0x8000}\_\texttt{0000}}, \texttt{0x7FFF}\_\texttt{FFFF}, \texttt{temp}_{32:63})
// update accumulator
ACC_{0:63} \leftarrow rD_{0:63}
// update SPEFSCR
SPEFSCR_{OVH} \leftarrow movh
SPEFSCR_{OV} \leftarrow movl
SPEFSCR_{SOVH} \leftarrow SPEFSCR_{SOVH} \mid ovh \mid movh
SPEFSCR_{SOV} \leftarrow SPEFSCR_{SOV} \mid ovl \mid movl
```

The corresponding even-numbered half-word signed fractional elements in  $\mathbf{r}A$  and  $\mathbf{r}B$  are multiplied producing a 32-bit product. If both inputs are -1.0, the result saturates to  $0x7FFF\_FFF$ . Each 32-bit product is then added to the corresponding word in the accumulator, saturating if overflow or underflow occurs, and the result is placed in  $\mathbf{r}D$  and the accumulator, as shown in Figure 5-61.

If there is an overflow or underflow from either the multiply or the addition, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC




Figure 5-61. Even Form of Vector Half-Word Multiply (evmhessfaaw)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0


#### evmhessfanw

SPE User

#### evmhessfanw

Vector Multiply Half Words, Even, Signed, Saturate, Fractional and Accumulate Negative into Words

evmhessfanw rD,rA,rB



```
// high
\texttt{temp}_{0:31} \leftarrow \texttt{rA}_{0:15} \times_{\texttt{sf}} \texttt{rB}_{0:15}
if (rA_{0:15} = 0x8000) & (rB_{0:15} = 0x8000) then
      temp_{0:31} \leftarrow 0x7FFF_FFFF //saturate
      movh \leftarrow 1
else
      movh \leftarrow 0
temp_{0:63} \leftarrow EXTS(ACC_{0:31}) - EXTS(temp_{0:31})
ovh \leftarrow (temp<sub>31</sub> \oplus temp<sub>32</sub>)
rD_{0:31} \leftarrow SATURATE (ovh, temp_{31, 0x8000 0000, 0x7FFF FFFF, temp_{32:63})
// low
\mathsf{temp}_{0:31} \leftarrow \mathsf{rA}_{32:47} \times_{\mathsf{sf}} \mathsf{rB}_{32:47}
if (rA_{32:47} = 0x8000) & (rB_{32:47} = 0x8000) then
      temp_{0:31} \leftarrow 0x7FFF\_FFFF //saturate
      movl \leftarrow 1
else
      movl \leftarrow 0
temp_{0:63} \leftarrow EXTS(ACC_{32:63}) - EXTS(temp_{0:31})
\texttt{ovl} \; \leftarrow (\texttt{temp}_{31} \; \oplus \; \texttt{temp}_{32})
\texttt{rD}_{32:63} \leftarrow \texttt{SATURATE} \, (\texttt{ovl, temp}_{31,\ 0x8000\_0000,\ 0x7FFF\_FFFF,\ temp32:63})
// update accumulator
ACC_{0:63} \leftarrow rD_{0:63}
// update SPEFSCR
\texttt{SPEFSCR}_{\texttt{OVH}} \leftarrow \texttt{movh}
SPEFSCR_{OV} \leftarrow movl
SPEFSCR_{SOVH} \leftarrow SPEFSCR_{SOVH} \mid ovh \mid movh
SPEFSCR_{SOV} \leftarrow SPEFSCR_{SOV} \mid ovl \mid movl
```

The corresponding even-numbered half-word signed fractional elements in  $\mathbf{r}A$  and  $\mathbf{r}B$  are multiplied producing a 32-bit product. If both inputs are -1.0, the result saturates to  $0x7FFF\_FFF$ . Each 32-bit product is then subtracted from the corresponding word in the accumulator, saturating if overflow or underflow occurs, and the result is placed in  $\mathbf{r}D$  and the accumulator, as shown in Figure 5-62.

If there is an overflow or underflow from either the multiply or the addition, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC




Figure 5-62. Even Form of Vector Half-Word Multiply (evmhessfanw)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

5-152 Freescale Semiconductor


#### evmhessiaaw

SPE User

#### evmhessiaaw

Vector Multiply Half Words, Even, Signed, Saturate, Integer and Accumulate into Words

evmhessiaaw rD,rA,rB



```
// high
temp_{0:31} \leftarrow rA_{0:15} \times_{si} rB_{0:15}
temp_{0:63} \leftarrow EXTS(ACC_{0:31}) + EXTS(temp_{0:31})
ovh \leftarrow (\text{temp}_{31} \oplus \text{temp}_{32})
\texttt{rD}_{0:31} \leftarrow \texttt{SATURATE} \, (\texttt{ovh, temp}_{31, 0x8000\_0000, 0x7FFF\_FFFF, temp}_{32:63})
// low
temp_{0:31} \leftarrow rA_{32:47} \times_{si} rB_{32:47}
\texttt{temp}_{0:63} \leftarrow \texttt{EXTS}\left(\texttt{ACC}_{32:63}\right) + \texttt{EXTS}\left(\texttt{temp}_{0:31}\right)
\texttt{ovl} \; \leftarrow (\texttt{temp}_{\texttt{31}} \; \oplus \; \texttt{temp}_{\texttt{32}})
\texttt{rD}_{32:63} \leftarrow \texttt{SATURATE}(\texttt{ovl}, \texttt{temp}_{31, 0x8000\_0000}, \texttt{0x7FFF\_FFFF}, \texttt{temp}_{32:63})
// update accumulator
ACC_{0:63} \leftarrow rD_{0:63}
// update SPEFSCR
SPEFSCR_{OVH} \leftarrow ovh
\texttt{SPEFSCR}_{\texttt{OV}} \, \leftarrow \texttt{ovl}
SPEFSCR_{SOVH} \leftarrow SPEFSCR_{SOVH} \mid ovh
SPEFSCR_{SOV} \leftarrow SPEFSCR_{SOV} \mid ovl
```

The corresponding even-numbered half-word signed integer elements in **r**A and **r**B are multiplied producing a 32-bit product. Each 32-bit product is then added to the corresponding word in the accumulator, saturating if overflow occurs, and the result is placed in **r**D and the accumulator, as shown in Figure 5-63.

If there is an overflow or underflow from either the multiply or the addition, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC




Figure 5-63. Even Form of Vector Half-Word Multiply (evmhessiaaw)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

#### evmhessianw

SPE User

#### evmhessianw

Vector Multiply Half Words, Even, Signed, Saturate, Integer and Accumulate Negative into Words

evmhessianw rD,rA,rB

0 5	6 10	11 15	16 20	21										31
0 0 0 1 0 0	<b>r</b> D	rA	rB	1	0	1	1	0	0	0	0	0	0	1

```
// high
\mathsf{temp}_{0:31} \leftarrow \mathsf{rA}_{0:15} \times_{\mathsf{si}} \mathsf{rB}_{0:15}
temp_{0:63} \leftarrow EXTS(ACC_{0:31}) - EXTS(temp_{0:31})
ovh \leftarrow (\text{temp}_{31} \oplus \text{temp}_{32})
\texttt{rD}_{0:31} \leftarrow \texttt{SATURATE} \, (\texttt{ovh, temp}_{31, 0x8000\_0000, 0x7FFF\_FFFF, temp}_{32:63})
// low
temp_{0:31} \leftarrow rA_{32:47} \times_{si} rB_{32:47}
\texttt{temp}_{0:63} \leftarrow \texttt{EXTS}\left(\texttt{ACC}_{32:63}\right) - \texttt{EXTS}\left(\texttt{temp}_{0:31}\right)
\texttt{ovl} \; \leftarrow (\texttt{temp}_{\texttt{31}} \; \oplus \; \texttt{temp}_{\texttt{32}})
\texttt{rD}_{32:63} \leftarrow \texttt{SATURATE}(\texttt{ovl}, \texttt{temp}_{31, \texttt{0x8000}\_\texttt{0000}}, \texttt{0x7FFF}\_\texttt{FFFF}, \texttt{temp}_{32:63})
// update accumulator
ACC_{0:63} \leftarrow rD_{0:63}
// update SPEFSCR
SPEFSCR_{OVH} \leftarrow ovh
\texttt{SPEFSCR}_{\texttt{OV}} \, \leftarrow \texttt{ovl}
SPEFSCR_{SOVH} \leftarrow SPEFSCR_{SOVH} \mid ovh
SPEFSCR_{SOV} \leftarrow SPEFSCR_{SOV} \mid ovl
```

The corresponding even-numbered half-word signed integer elements in **r**A and **r**B are multiplied producing a 32-bit product. Each 32-bit product is then subtracted from the corresponding word in the accumulator, saturating if overflow occurs, and the result is placed in **r**D and the accumulator, as shown in Figure 5-64.

If there is an overflow or underflow from either the multiply or the addition, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC




Figure 5-64. Even Form of Vector Half-Word Multiply (evmhessianw)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

5-154 Freescale Semiconductor

evmheumi SPE User evmheumi

Vector Multiply Half Words, Even, Unsigned, Modulo, Integer (to Accumulator)



0					5	6	10	11	15	16	2	20	21				25	26	27				31
0	0	0	1	0	0		<b>r</b> D		rA		<b>r</b> B		1	0	0	0	0	Α	0	1	0	0	0

```
// high rD_{0:31} \leftarrow rA_{0:15} \times_{ui} rB_{0:15}

// low rD_{32:63} \leftarrow rA_{32:47} \times_{ui} rB_{32:47}

// update accumulator if A = 1 then ACC_{0:63} \leftarrow rD_{0:63}
```

The corresponding even-numbered half-word unsigned integer elements in **r**A and **r**B are multiplied. The two 32-bit products are placed into the corresponding words of **r**D, as shown in Figure 5-65.

If A = 1, the result in **r**D is also placed into the accumulator.




Figure 5-65. Vector Multiply Half Words, Even, Unsigned, Modulo, Integer (to Accumulator) (evmheumi)


### evmheumiaaw

SPE User

### evmheumiaaw

Vector Multiply Half Words, Even, Unsigned, Modulo, Integer and Accumulate into Words

evmheumiaaw rD,rA,rB



```
// high  \begin{split} &\text{temp}_{0:31} \leftarrow \text{rA}_{0:15} \times_{\text{ui}} \text{rB}_{0:15} \\ &\text{rD}_{0:31} \leftarrow \text{ACC}_{0:31} + \text{temp}_{0:31} \\ \\ &\text{// low} \\ &\text{temp}_{0:31} \leftarrow \text{rA}_{32:47} \times_{\text{ui}} \text{rB}_{32:47} \\ &\text{rD}_{32:63} \leftarrow \text{ACC}_{32:63} + \text{temp}_{0:31} \\ \\ &\text{// update accumulator} \\ &\text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \end{split}
```

For each word element in the accumulator, the corresponding even-numbered half-word unsigned integer elements in **r**A and **r**B are multiplied. Each intermediate product is added to the contents of the corresponding accumulator words and the sums are placed into the corresponding **r**D and accumulator words, as shown in Figure 5-66.

Other registers altered: ACC




Figure 5-66. Even Form of Vector Half-Word Multiply (evmheumiaaw)


### evmheumianw

SPE User

# evmheumianw

Vector Multiply Half Words, Even, Unsigned, Modulo, Integer and Accumulate Negative into Words

evmheumianw rD,rA,rB



```
// high
\texttt{temp}_{0:31} \leftarrow \texttt{rA}_{0:15} \times_{\texttt{ui}} \texttt{rB}_{0:15}
rD_{0:31} \leftarrow ACC_{0:31} - temp_{0:31}
// low
\texttt{temp}_{0:31} \leftarrow \texttt{rA}_{32:47} \times_{\texttt{ui}} \texttt{rB}_{32:47}
rD_{32:63} \leftarrow ACC_{32:63} - temp_{0:31}
// update accumulator
ACC_{0:63} \leftarrow rD_{0:63}
```

For each word element in the accumulator, the corresponding even-numbered half-word unsigned integer elements in rA and rB are multiplied. Each intermediate product is subtracted from the contents of the corresponding accumulator words. The differences are placed into the corresponding rD and accumulator words, as shown in Figure 5-67.

Other registers altered: ACC




Figure 5-67. Even Form of Vector Half-Word Multiply (evmheumianw)

### evmheusiaaw


SPE User

# evmheusiaaw

Vector Multiply Half Words, Even, Unsigned, Saturate, Integer and Accumulate into Words

evmheusiaaw

rD,rA,rB



```
// high
temp_{0:31} \leftarrow rA_{0:15} \times_{ui} rB_{0:15}
temp_{0:63} \leftarrow EXTZ(ACC_{0:31}) + EXTZ(temp_{0:31})
ovh \leftarrow temp<sub>31</sub>
rD_{0:31} \leftarrow SATURATE(ovh, 0, 0xffff_ffff, 0xffff_ffff, temp_{32:63})
//low
temp_{0:31} \leftarrow rA_{32:47} \times_{ui} rB_{32:47}
\texttt{temp}_{0:63} \leftarrow \texttt{EXTZ}(\texttt{ACC}_{32:63}) + \texttt{EXTZ}(\texttt{temp}_{0:31})
ovl \leftarrow temp_{31}
rD_{32:63} \leftarrow SATURATE(ovl, 0, 0xFFFF FFFF, 0xFFFF FFFF, temp_{32:63})
// update accumulator
ACC_{0:63} \leftarrow rD_{0:63}
// update SPEFSCR
SPEFSCR_{OVH} \leftarrow ovh
\texttt{SPEFSCR}_{\texttt{OV}} \, \leftarrow \, \texttt{ovl}
SPEFSCR_{SOVH} \leftarrow SPEFSCR_{SOVH} \mid ovh
SPEFSCR_{SOV} \leftarrow SPEFSCR_{SOV} \mid ovl
```

For each word element in the accumulator, corresponding even-numbered half-word unsigned integer elements in **r**A and **r**B are multiplied producing a 32-bit product. Each 32-bit product is then added to the corresponding word in the accumulator, saturating if overflow occurs, and the result is placed in **r**D and the accumulator, as shown in Figure 5-68.

If the addition causes overflow, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC




Figure 5-68. Even Form of Vector Half-Word Multiply (evmheusiaaw)


### evmheusianw

SPE User

# evmheusianw

Vector Multiply Half Words, Even, Unsigned, Saturate, Integer and Accumulate Negative into Words

evmheusianw rD,rA,rB



```
// high
\texttt{temp}_{0:31} \leftarrow \texttt{rA}_{0:15} \times_{\texttt{ui}} \texttt{rB}_{0:15}
\texttt{temp}_{0:63} \leftarrow \texttt{EXTZ}(\texttt{ACC}_{0:31}) - \texttt{EXTZ}(\texttt{temp}_{0:31})
ovh \leftarrow temp<sub>31</sub>
rD_{0:31} \leftarrow SATURATE(ovh, 0, 0x0000_0000, 0x0000_0000, temp_{32:63})
\mathsf{temp}_{0:31} \leftarrow \mathsf{rA}_{32:47} \times_{\mathsf{ui}} \mathsf{rB}_{32:47}
\mathsf{temp}_{0:63} \leftarrow \mathsf{EXTZ}(\mathsf{ACC}_{32:63}) - \mathsf{EXTZ}(\mathsf{temp}_{0:31})
ovl \leftarrow temp<sub>31</sub>
rD_{32:63} \leftarrow SATURATE(ovl, 0, 0x0000_0000, 0x0000_0000, temp_{32:63})
// update accumulator
ACC_{0:63} \leftarrow rD_{0:63}
// update SPEFSCR
SPEFSCR_{OVH} \leftarrow ovh
SPEFSCR_{OV} \leftarrow ovl
\texttt{SPEFSCR}_{\texttt{SOVH}} \leftarrow \texttt{SPEFSCR}_{\texttt{SOVH}} \mid \texttt{ovh}
SPEFSCR_{SOV} \leftarrow SPEFSCR_{SOV} \mid ovl
```

For each word element in the accumulator, corresponding even-numbered half-word unsigned integer elements in **r**A and **r**B are multiplied producing a 32-bit product. Each 32-bit product is then subtracted from the corresponding word in the accumulator, saturating if underflow occurs, and the result is placed in **r**D and the accumulator, as shown in Figure 5-69.

If there is an underflow from the subtraction, the SPEFSCR records overflow and summary overflow bits. Other registers altered: SPEFSCR ACC




Figure 5-69. Even Form of Vector Half-Word Multiply (evmheusianw)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0


# evmhogsmfaa



# evmhogsmfaa

Vector Multiply Half Words, Odd, Guarded, Signed, Modulo, Fractional and Accumulate

evmhogsmfaa rD,rA,rB



```
\begin{array}{l} \text{temp}_{0:31} \leftarrow \text{rA}_{48:63} \times_{\text{sf}} \text{rB}_{48:63} \\ \text{temp}_{0:63} \leftarrow \text{EXTS} (\text{temp}_{0:31}) \\ \text{rD}_{0:63} \leftarrow \text{ACC}_{0:63} + \text{temp}_{0:63} \\ \text{// update accumulator} \\ \text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \end{array}
```

The corresponding low odd-numbered half-word signed fractional elements in **r**A and **r**B are multiplied. The intermediate product is sign-extended to 64 bits then added to the contents of the 64-bit accumulator, and the result is placed into **r**D and into the accumulator, as shown in Figure 5-70.

Note: This is a modulo sum. There is no check for overflow and no saturation is performed. An overflow from the 64-bit sum, if one occurs, is not recorded into the SPEFSCR.




Figure 5-70. evmhogsmfaa (Odd Form)

5-160 Freescale Semiconductor


# evmhogsmfan

SPE User

# evmhogsmfan

Vector Multiply Half Words, Odd, Guarded, Signed, Modulo, Fractional and Accumulate Negative

evmhogsmfan rD,rA,rB



```
\begin{array}{l} \text{temp}_{0:31} \leftarrow \text{rA}_{48:63} \times_{\text{sf}} \text{rB}_{48:63} \\ \text{temp}_{0:63} \leftarrow \text{EXTS} (\text{temp}_{0:31}) \\ \text{rD}_{0:63} \leftarrow \text{ACC}_{0:63} - \text{temp}_{0:63} \\ \text{// update accumulator} \\ \text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \end{array}
```

The corresponding low odd-numbered half-word signed fractional elements in **r**A and **r**B are multiplied. The intermediate product is sign-extended to 64 bits then subtracted from the contents of the 64-bit accumulator, and the result is placed into **r**D and into the accumulator, as shown in Figure 5-71.

Note: This is a modulo difference. There is no check for overflow and no saturation is performed. Any overflow of the 64-bit difference is not recorded into the SPEFSCR.




Figure 5-71. evmhogsmfan (Odd Form)

Freescale Semiconductor 5-161


# evmhogsmiaa



# evmhogsmiaa

Vector Multiply Half Words, Odd, Guarded, Signed, Modulo, Integer, and Accumulate

evmhogsmiaa rD,rA,rB



```
\begin{array}{l} \text{temp}_{0:31} \leftarrow \text{rA}_{48:63} \times_{\text{si}} \text{rB}_{48:63} \\ \text{temp}_{0:63} \leftarrow \text{EXTS} (\text{temp}_{0:31}) \\ \text{rD}_{0:63} \leftarrow \text{ACC}_{0:63} + \text{temp}_{0:63} \\ \text{// update accumulator} \\ \text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \end{array}
```

The corresponding low odd-numbered half-word signed integer elements in **r**A and **r**B are multiplied. The intermediate product is sign-extended to 64 bits then added to the contents of the 64-bit accumulator, and the result is placed into **r**D and into the accumulator, as shown in Figure 5-72.

Note: This is a modulo sum. There is no check for overflow and no saturation is performed. An overflow from the 64-bit sum, if one occurs, is not recorded into the SPEFSCR.




Figure 5-72. evmhogsmiaa (Odd Form)

5-163


# evmhogsmian

SPE User

# evmhogsmian

Vector Multiply Half Words, Odd, Guarded, Signed, Modulo, Integer and Accumulate Negative

evmhogsmian rD,rA,rB



```
\begin{array}{l} \text{temp}_{0:31} \leftarrow \text{rA}_{48:63} \times_{\text{si}} \text{rB}_{48:63} \\ \text{temp}_{0:63} \leftarrow \text{EXTS} (\text{temp}_{0:31}) \\ \text{rD}_{0:63} \leftarrow \text{ACC}_{0:63} - \text{temp}_{0:63} \\ \text{// update accumulator} \\ \text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \end{array}
```

The corresponding low odd-numbered half-word signed integer elements in **r**A and **r**B are multiplied. The intermediate product is sign-extended to 64 bits then subtracted from the contents of the 64-bit accumulator, and the result is placed into **r**D and into the accumulator, as shown in Figure 5-73.

Note: This is a modulo difference. There is no check for overflow and no saturation is performed. Any overflow of the 64-bit difference is not recorded into the SPEFSCR.




Figure 5-73. evmhogsmian (Odd Form)


# evmhogumiaa



# evmhogumiaa

Vector Multiply Half Words, Odd, Guarded, Unsigned, Modulo, Integer and Accumulate

evmhogumiaa rD,rA,rB



```
\begin{array}{l} \text{temp}_{0:31} \leftarrow \text{rA}_{48:63} \times_{\text{ui}} \text{rB}_{48:63} \\ \text{temp}_{0:63} \leftarrow \text{EXTZ} (\text{temp}_{0:31}) \\ \text{rD}_{0:63} \leftarrow \text{ACC}_{0:63} + \text{temp}_{0:63} \\ \text{// update accumulator} \\ \text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \end{array}
```

The corresponding low odd-numbered half-word unsigned integer elements in **r**A and **r**B are multiplied. The intermediate product is zero-extended to 64 bits then added to the contents of the 64-bit accumulator, and the result is placed into **r**D and into the accumulator, as shown in Figure 5-74.

Note: This is a modulo sum. There is no check for overflow and no saturation is performed. An overflow from the 64-bit sum, if one occurs, is not recorded into the SPEFSCR.




Figure 5-74. evmhogumiaa (Odd Form)

5-165


# evmhogumian

SPE User

# evmhogumian

Vector Multiply Half Words, Odd, Guarded, Unsigned, Modulo, Integer and Accumulate Negative

),rA,rB
)



```
\begin{array}{l} \text{temp}_{0:31} \leftarrow \text{rA}_{48:63} \; \text{X}_{\text{ui}} \; \text{rB}_{48:63} \\ \text{temp}_{0:63} \leftarrow \text{EXTZ} (\text{temp}_{0:31}) \\ \text{rD}_{0:63} \leftarrow \text{ACC}_{0:63} \; \text{--} \; \text{temp}_{0:63} \\ \text{// update accumulator} \\ \text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \end{array}
```

The corresponding low odd-numbered half-word unsigned integer elements in **r**A and **r**B are multiplied. The intermediate product is zero-extended to 64 bits then subtracted from the contents of the 64-bit accumulator, and the result is placed into **r**D and into the accumulator, as shown in Figure 5-75.

Note: This is a modulo difference. There is no check for overflow and no saturation is performed. Any overflow of the 64-bit difference is not recorded into the SPEFSCR.




Figure 5-75. evmhogumian (Odd Form)

evmhosmf SPE User evmhosmf

Vector Multiply Half Words, Odd, Signed, Modulo, Fractional (to Accumulator)



0					5	6	10	11	15	5 1	16 20	21				25	26	27				31
0	0	0	1	0	0		<b>r</b> D		rA		<b>r</b> B	1	0	0	0	0	Α	0	1	1	1	1

```
// high rD_{0:31} \leftarrow (rA_{16:31} \times_{sf} rB_{16:31}) // low rD_{32:63} \leftarrow (rA_{48:63} \times_{sf} rB_{48:63}) // update accumulator if A = 1 then ACC_{0:63} \leftarrow rD_{0:63}
```

The corresponding odd-numbered, half-word signed fractional elements in **r**A and **r**B are multiplied. Each product is placed into the corresponding words of **r**D, as shown in Figure 5-71Figure 5-76.

If A = 1, the result in **r**D is also placed into the accumulator.

Other registers altered: ACC (If A = 1)




Figure 5-76. Vector Multiply Half Words, Odd, Signed, Modulo, Fractional (to Accumulator) (evmhosmf)

5-166 Freescale Semiconductor


### evmhosmfaaw

SPE User

# evmhosmfaaw

Vector Multiply Half Words, Odd, Signed, Modulo, Fractional and Accumulate into Words

evmhosmfaaw rD,rA,rB



```
// high  \begin{split} &\text{temp}_{0:31} \leftarrow \text{rA}_{16:31} \times_{\text{sf}} \text{rB}_{16:31} \\ &\text{rD}_{0:31} \leftarrow \text{ACC}_{0:31} + \text{temp}_{0:31} \\ \\ &\text{// low} \\ &\text{temp}_{0:31} \leftarrow \text{rA}_{48:63} \times_{\text{sf}} \text{rB}_{48:63} \\ &\text{rD}_{32:63} \leftarrow \text{ACC}_{32:63} + \text{temp}_{0:31} \\ \\ &\text{// update accumulator} \\ &\text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \end{split}
```

For each word element in the accumulator, the corresponding odd-numbered half-word signed fractional elements in **r**A and **r**B are multiplied. The 32 bits of each intermediate product is added to the contents of the corresponding accumulator word and the results are placed into the corresponding **r**D words and into the accumulator, as shown in Figure 5-77.

Other registers altered: ACC




Figure 5-77. Odd Form of Vector Half-Word Multiply (evmhosmfaaw)


### evmhosmfanw

SPE User

# evmhosmfanw

Vector Multiply Half Words, Odd, Signed, Modulo, Fractional and Accumulate Negative into Words

evmhosmfanw rD,rA,rB



```
// high  \begin{split} &\text{temp}_{0:31} \leftarrow \text{rA}_{16:31} \times_{\text{sf}} \text{rB}_{16:31} \\ &\text{rD}_{0:31} \leftarrow \text{ACC}_{0:31} \text{-} \text{temp}_{0:31} \\ \\ &\text{// low} \\ &\text{temp}_{0:31} \leftarrow \text{rA}_{48:63} \times_{\text{sf}} \text{rB}_{48:63} \\ &\text{rD}_{32:63} \leftarrow \text{ACC}_{32:63} \text{-} \text{temp}_{0:31} \\ \\ &\text{// update accumulator} \\ &\text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \end{split}
```

For each word element in the accumulator, the corresponding odd-numbered half-word signed fractional elements in **r**A and **r**B are multiplied. The 32 bits of each intermediate product is subtracted from the contents of the corresponding accumulator word and the results are placed into the corresponding **r**D words and into the accumulator, as shown in Figure 5-78.

Other registers altered: ACC




Figure 5-78. Odd Form of Vector Half-Word Multiply (evmhosmfanw)

evmhosmi SPE User evmhosmi

Vector Multiply Half Words, Odd, Signed, Modulo, Integer (to Accumulator)



0					5	6	10	11	15	16	2	20	21				25	26	27				31
0	0	0	1	0	0		<b>r</b> D		rA		rB		1	0	0	0	0	Α	0	1	1	0	1

```
// high rD_{0:31} \leftarrow rA_{16:31} \times_{si} rB_{16:31} // low rD_{32:63} \leftarrow rA_{48:63} \times_{si} rB_{48:63} // update accumulator if A = 1 then ACC_{0:63} \leftarrow rD_{0:63}
```

The corresponding odd-numbered half-word signed integer elements in **r**A and **r**B are multiplied. The two 32-bit products are placed into the corresponding words of **r**D, as shown in Figure 5-79.

If A = 1, the result in **r**D is also placed into the accumulator.

Other registers altered: ACC (If A = 1)




Figure 5-79. Vector Multiply Half Words, Odd, Signed, Modulo, Integer (to Accumulator) (evmhosmi)


# evmhosmiaaw

SPE User

# evmhosmiaaw

Vector Multiply Half Words, Odd, Signed, Modulo, Integer and Accumulate into Words

evmhosmiaaw rD,rA,rB



```
// high  \begin{split} &\text{temp}_{0:31} \leftarrow \text{rA}_{16:31} \times_{\text{si}} \text{rB}_{16:31} \\ &\text{rD}_{0:31} \leftarrow \text{ACC}_{0:31} + \text{temp}_{0:31} \\ \\ &\text{// low} \\ &\text{temp}_{0:31} \leftarrow \text{rA}_{48:63} \times_{\text{si}} \text{rB}_{48:63} \\ &\text{rD}_{32:63} \leftarrow \text{ACC}_{32:63} + \text{temp}_{0:31} \\ \\ &\text{// update accumulator} \\ &\text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \end{split}
```

For each word element in the accumulator, the corresponding odd-numbered half-word signed integer elements in **r**A and **r**B are multiplied. Each intermediate 32-bit product is added to the contents of the corresponding accumulator word and the results are placed into the corresponding **r**D words and into the accumulator, as shown in Figure 5-80.

Other registers altered: ACC




Figure 5-80. Odd Form of Vector Half-Word Multiply (evmhosmiaaw)

#### evmhosmianw

SPE User

# evmhosmianw

Vector Multiply Half Words, Odd, Signed, Modulo, Integer and Accumulate Negative into Words

evmhosmianw

rD,rA,rB

	0						5	6	10	11		15	16		20	21										31
	0	0	0	)	1	0	0	r	D		rA			rΒ		1	0	1	1	0	0	0	1	1	0	1
//								V 70D																		

```
\begin{array}{l} \operatorname{temp}_{0:31} \leftarrow \operatorname{rA}_{16:31} \times_{\operatorname{si}} \operatorname{rB}_{16:31} \\ \operatorname{rD}_{0:31} \leftarrow \operatorname{ACC}_{0:31} \text{ - } \operatorname{temp}_{0:31} \end{array}
 // low
\begin{array}{l} \operatorname{temp}_{0:31} \leftarrow \operatorname{rA}_{48:63} \times_{\operatorname{si}} \operatorname{rB}_{48:63} \\ \operatorname{rD}_{32:63} \leftarrow \operatorname{ACC}_{32:63} - \operatorname{temp}_{0:31} \end{array}
 // update accumulator
ACC_{0:63} \leftarrow rD_{0:63}
```

For each word element in the accumulator, the corresponding odd-numbered half-word signed integer elements in rA and rB are multiplied. Each intermediate 32-bit product is subtracted from the contents of the corresponding accumulator word and the results are placed into the corresponding rD words and into the accumulator, as shown in Figure 5-81.

Other registers altered: ACC




Figure 5-81. Odd Form of Vector Half-Word Multiply (evmhosmianw)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

evmhossf SPE User evmhossf

Vector Multiply Half Words, Odd, Signed, Saturate, Fractional (to Accumulator)

evmhossf	rD,rA,rB	$(\mathbf{A} = 0)$
evmhossfa	rD,rA,rB	(A=1)

0 5	6 10	11 15	16 20	21	25 26	27 31
0 0 0 1 0 0	<b>r</b> D	rA	rB	1 0 0 0	0 A	0 0 1 1 1

```
// high
\texttt{temp}_{\texttt{0:31}} \leftarrow \texttt{rA}_{\texttt{16:31}} \times_{\texttt{sf}} \texttt{rB}_{\texttt{16:31}}
if (rA_{16:31} = 0x8000) & (rB_{16:31} = 0x8000) then
       rD_{0:31} \leftarrow 0x7FFF\_FFFF //saturate
       movh \leftarrow 1
else
       rD_{0:31} \leftarrow temp_{0:31}
      movh \; \leftarrow 0
// low
\texttt{temp}_{\texttt{0:31}} \leftarrow \texttt{rA}_{\texttt{48:63}} \times_{\texttt{sf}} \texttt{rB}_{\texttt{48:63}}
if (rA_{48:63} = 0x8000) & (rB_{48:63} = 0x8000) then
      rD_{32:63} \leftarrow 0x7FFF\_FFFF //saturate
      movl \leftarrow 1
else
      rD_{32:63} \leftarrow temp_{0:31}
      movl \leftarrow 0
// update accumulator
if A = 1 then ACC_{0:63} \leftarrow rD_{0:63}
// update SPEFSCR
\texttt{SPEFSCR}_{\texttt{OVH}} \, \leftarrow \texttt{movh}
\texttt{SPEFSCR}_{\texttt{OV}} \leftarrow \texttt{movl}
SPEFSCR_{SOVH} \leftarrow SPEFSCR_{SOVH} \mid movh
\texttt{SPEFSCR}_{\texttt{SOV}} \leftarrow \texttt{SPEFSCR}_{\texttt{SOV}} \ | \ \texttt{movl}
```

The corresponding odd-numbered half-word signed fractional elements in **r**A and **r**B are multiplied. The 32 bits of each product are placed into the corresponding words of **r**D, as shown in Figure 5-82. If both inputs are -1.0, the result saturates to the largest positive signed fraction and the overflow and summary overflow bits are recorded in the SPEFSCR.

If A = 1, the result in **r**D is also placed into the accumulator.

Other registers altered: SPEFSCR ACC (If A = 1)

5-172 Freescale Semiconductor




Figure 5-82. Vector Multiply Half Words, Odd, Signed, Saturate, Fractional (to Accumulator) (evmhossf)


### evmhossfaaw

SPE User

# evmhossfaaw

Vector Multiply Half Words, Odd, Signed, Saturate, Fractional and Accumulate into Words

evmhossfaaw rD,rA,rB



```
// high
\mathsf{temp}_{0:31} \leftarrow \mathsf{rA}_{16:31} \times_{\mathsf{sf}} \mathsf{rB}_{16:31}
if (rA_{16:31} = 0x8000) & (rB_{16:31} = 0x8000) then
      temp_{0:31} \leftarrow 0x7FFF\_FFFF //saturate
      movh \leftarrow 1
      movh \leftarrow 0
temp_{0:63} \leftarrow EXTS(ACC_{0:31}) + EXTS(temp_{0:31})
\texttt{ovh} \, \leftarrow (\texttt{temp}_{31} \, \oplus \, \texttt{temp}_{32})
\texttt{rD}_{0:31} \leftarrow \texttt{SATURATE} (\texttt{ovh, temp}_{31, 0x8000\_0000, 0x7FFF\_FFFF, temp}_{32:63})
temp_{0:31} \leftarrow rA_{48:63} \times_{sf} rB_{48:63}
if (rA_{48:63} = 0x8000) & (rB_{48:63} = 0x8000) then
      temp_{0:31} \leftarrow 0x7FFF\_FFFF //saturate
else
      movl \leftarrow 0
temp_{0:63} \leftarrow EXTS(ACC_{32:63}) + EXTS(temp_{0:31})
ovl \leftarrow (\text{temp}_{31} \oplus \text{temp}_{32})
\texttt{rD}_{32:63} \leftarrow \texttt{SATURATE}(\texttt{ovl}, \texttt{temp}_{31, \texttt{0x8000}\_\texttt{0000}}, \texttt{0x7FFF}\_\texttt{FFFF}, \texttt{temp}_{32:63})
// update accumulator
ACC_{0:63} \leftarrow rD_{0:63}
// update SPEFSCR
SPEFSCR_{OVH} \leftarrow movh
SPEFSCR_{OV} \leftarrow movl
SPEFSCR_{SOVH} \leftarrow SPEFSCR_{SOVH} \mid ovh \mid movh
SPEFSCR_{SOV} \leftarrow SPEFSCR_{SOV} \mid ovl \mid movl
```

The corresponding odd-numbered half-word signed fractional elements in  $\mathbf{r}A$  and  $\mathbf{r}B$  are multiplied producing a 32-bit product. If both inputs are -1.0, the result saturates to  $0x7FFF\_FFF$ . Each 32-bit product is then added to the corresponding word in the accumulator, saturating if overflow or underflow occurs, and the result is placed in  $\mathbf{r}D$  and the accumulator, as shown in Figure 5-83.

If there is an overflow or underflow from either the multiply or the addition, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC




Figure 5-83. Odd Form of Vector Half-Word Multiply (evmhossfaaw)


### evmhossfanw

SPE User

# evmhossfanw

Vector Multiply Half Words, Odd, Signed, Saturate, Fractional and Accumulate Negative into Words

evmhossfanw rD,rA,rB



```
// high
\texttt{temp}_{0:31} \leftarrow \texttt{rA}_{16:31} \times_{\texttt{sf}} \texttt{rB}_{16:31}
if (rA_{16:31} = 0x8000) & (rB_{16:31} = 0x8000) then
      \texttt{temp}_{0:31} \leftarrow \texttt{0x7FFF\_FFFF} \text{ //saturate}
      movh \leftarrow 1
else
      movh \leftarrow 0
temp_{0:63} \leftarrow EXTS(ACC_{0:31}) - EXTS(temp_{0:31})
ovh \leftarrow (temp<sub>31</sub> \oplus temp<sub>32</sub>)
rD_{0:31} \leftarrow SATURATE (ovh, temp_{31, 0x8000 0000, 0x7FFF FFFF, temp_{32:63})
// low
temp_{0:31} \leftarrow rA_{48:63} \times_{sf} rB_{48:63}
if (rA_{48:63} = 0x8000) \& (rB_{48:63} = 0x8000) then
      temp_{0:31} \leftarrow 0x7FFF\_FFFF //saturate
      movl \leftarrow 1
else
      movl \leftarrow 0
temp_{0:63} \leftarrow EXTS(ACC_{32:63}) - EXTS(temp_{0:31})
\texttt{ovl} \; \leftarrow (\texttt{temp}_{31} \; \oplus \; \texttt{temp}_{32})
\texttt{rD}_{32:63} \leftarrow \texttt{SATURATE} \, (\texttt{ovl, temp}_{31,\ 0x8000\_0000,\ 0x7FFF\_FFFF,\ temp32:63})
// update accumulator
ACC_{0:63} \leftarrow rD_{0:63}
// update SPEFSCR
\texttt{SPEFSCR}_{\texttt{OVH}} \leftarrow \texttt{movh}
SPEFSCR_{OV} \leftarrow movl
SPEFSCR_{SOVH} \leftarrow SPEFSCR_{SOVH} \mid ovh \mid movh
SPEFSCR_{SOV} \leftarrow SPEFSCR_{SOV} \mid ovl \mid movl
```

The corresponding odd-numbered half-word signed fractional elements in **r**A and **r**B are multiplied producing a 32-bit product. If both inputs are -1.0, the result saturates to  $0x7FFF_FFF$ . Each 32-bit product is then subtracted from the corresponding word in the accumulator, saturating if overflow or underflow occurs, and the result is placed in **r**D and the accumulator, as shown in Figure 5-84.

If there is an overflow or underflow from either the multiply or the subtraction, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC




Figure 5-84. Odd Form of Vector Half-Word Multiply (evmhossfanw)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0


### evmhossiaaw

SPE User

# evmhossiaaw

Vector Multiply Half Words, Odd, Signed, Saturate, Integer and Accumulate into Words

evmhossiaaw rD,rA,rB



```
// high
\texttt{temp}_{0:31} \leftarrow \texttt{rA}_{16:31} \times_{\texttt{si}} \texttt{rB}_{16:31}
temp_{0:63} \leftarrow EXTS(ACC_{0:31}) + EXTS(temp_{0:31})
\texttt{ovh} \leftarrow (\texttt{temp}_{31} \oplus \texttt{temp}_{32})
\texttt{rD}_{0:31} \leftarrow \texttt{SATURATE} \, (\texttt{ovh, temp}_{31, 0x8000\_0000, 0x7FFF\_FFFF, temp}_{32:63})
// low
temp_{0:31} \leftarrow rA_{48:63} \times_{si} rB_{48:63}
\texttt{temp}_{0:63} \leftarrow \texttt{EXTS}\left(\texttt{ACC}_{32:63}\right) + \texttt{EXTS}\left(\texttt{temp}_{0:31}\right)
\texttt{ovl} \; \leftarrow (\texttt{temp}_{\texttt{31}} \; \oplus \; \texttt{temp}_{\texttt{32}})
\texttt{rD}_{32:63} \leftarrow \texttt{SATURATE}(\texttt{ovl}, \texttt{temp}_{31, 0x8000\_0000}, \texttt{0x7FFF\_FFFF}, \texttt{temp}_{32:63})
// update accumulator
ACC_{0:63} \leftarrow rD_{0:63}
// update SPEFSCR
\texttt{SPEFSCR}_{\texttt{OVH}} \, \leftarrow \texttt{ovh}
\texttt{SPEFSCR}_{\texttt{OV}} \, \leftarrow \texttt{ovl}
SPEFSCR_{SOVH} \leftarrow SPEFSCR_{SOVH} \mid ovh
SPEFSCR_{SOV} \leftarrow SPEFSCR_{SOV} \mid ovl
```

The corresponding odd-numbered half-word signed integer elements in **r**A and **r**B are multiplied producing a 32-bit product. Each 32-bit product is then added to the corresponding word in the accumulator, saturating if overflow occurs, and the result is placed in **r**D and the accumulator, as shown in Figure 5-85.

If there is an overflow or underflow from the addition, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC




Figure 5-85. Odd Form of Vector Half-Word Multiply (evmhossiaaw)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

5-176 Freescale Semiconductor

### evmhossianw

SPE User

# evmhossianw

Vector Multiply Half Words, Odd, Signed, Saturate, Integer and Accumulate Negative into Words

evmhossianw

rD,rA,rB

0 5	6 10	11 15	16 20	21										31
0 0 0 1 0 0	<b>r</b> D	rA	rB	1	0	1	1	0	0	0	0	1	0	1

```
// high
\texttt{temp}_{0:31} \leftarrow \texttt{rA}_{16:31} \times_{\texttt{si}} \texttt{rB}_{16:31}
temp_{0:63} \leftarrow EXTS(ACC_{0:31}) - EXTS(temp_{0:31})
ovh \leftarrow (\text{temp}_{31} \oplus \text{temp}_{32})
\texttt{rD}_{0:31} \leftarrow \texttt{SATURATE} \, (\texttt{ovh, temp}_{31, 0x8000\_0000, 0x7FFF\_FFFF, temp}_{32:63})
// low
temp_{0:31} \leftarrow rA_{48:63} \times_{si} rB_{48:63}
\texttt{temp}_{0:63} \leftarrow \texttt{EXTS}\left(\texttt{ACC}_{32:63}\right) - \texttt{EXTS}\left(\texttt{temp}_{0:31}\right)
\texttt{ovl} \; \leftarrow (\texttt{temp}_{\texttt{31}} \; \oplus \; \texttt{temp}_{\texttt{32}})
\texttt{rD}_{32:63} \leftarrow \texttt{SATURATE}(\texttt{ovl}, \texttt{temp}_{31, \texttt{0x8000}\_\texttt{0000}}, \texttt{0x7FFF}\_\texttt{FFFF}, \texttt{temp}_{32:63})
// update accumulator
ACC_{0:63} \leftarrow rD_{0:63}
// update SPEFSCR
SPEFSCR<sub>OVH</sub> ← ovh
\texttt{SPEFSCR}_{\texttt{OV}} \, \leftarrow \texttt{ovl}
SPEFSCR_{SOVH} \leftarrow SPEFSCR_{SOVH} \mid ovh
SPEFSCR<sub>SOV</sub> ← SPEFSCR<sub>SOV</sub> |
```

The corresponding odd-numbered half-word signed integer elements in **r**A and **r**B are multiplied, producing a 32-bit product. Each product is subtracted from the corresponding word in the accumulator, saturating if overflow occurs, and the result is placed in **r**D and the accumulator, as shown in Figure 5-86.

If there is an overflow or underflow from the subtraction, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC




Figure 5-86. Odd Form of Vector Half-Word Multiply (evmhossianw)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

evmhoumi SPE User evmhoumi

Vector Multiply Half Words, Odd, Unsigned, Modulo, Integer (to Accumulator)



0					5	6	10	11	15	16	20	21				25	26	27				31
0	0	0	1	0	0		<b>r</b> D	rA			rB	1	0	0	0	0	Α	0	1	1	0	0

```
// high rD_{0:31} \leftarrow rA_{16:31} \times_{ui} rB_{16:31}

// low rD_{32:63} \leftarrow rA_{48:63} \times_{ui} rB_{48:63}

// update accumulator if A = 1 then ACC_{0:63} \leftarrow rD_{0:63}
```

The corresponding odd-numbered half-word unsigned integer elements in **r**A and **r**B are multiplied. The two 32-bit products are placed into the corresponding words of **r**D, as shown in Figure 5-87.

If A = 1, the result in **r**D is also placed into the accumulator.

Other registers altered: ACC (If A = 1)




Figure 5-87. Vector Multiply Half Words, Odd, Unsigned, Modulo, Integer (to Accumulator) (evmhoumi)

5-178 Freescale Semiconductor


### evmhoumiaaw

SPE User

# evmhoumiaaw

Vector Multiply Half Words, Odd, Unsigned, Modulo, Integer and Accumulate into Words

evmhoumiaaw rD,rA,rB



```
// high  \begin{split} &\text{temp}_{0:31} \leftarrow \text{rA}_{16:31} \times_{\text{ui}} \text{rB}_{16:31} \\ &\text{rD}_{0:31} \leftarrow \text{ACC}_{0:31} + \text{temp}_{0:31} \\ \\ &\text{// low} \\ &\text{temp}_{0:31} \leftarrow \text{rA}_{48:63} \times_{\text{ui}} \text{rB}_{48:63} \\ &\text{rD}_{32:63} \leftarrow \text{ACC}_{32:63} + \text{temp}_{0:31} \\ \\ &\text{// update accumulator} \\ &\text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \end{split}
```

For each word element in the accumulator, the corresponding odd-numbered half-word unsigned integer elements in **r**A and **r**B are multiplied. Each intermediate product is added to the contents of the corresponding accumulator word. The sums are placed into the corresponding **r**D and accumulator words, as shown in Figure 5-88.

Other registers altered: ACC




Figure 5-88. Odd Form of Vector Half-Word Multiply (evmhoumiaaw)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

### evmhoumianw



# evmhoumianw

Vector Multiply Half Words, Odd, Unsigned, Modulo, Integer and Accumulate Negative into Words

evmhoumianw rD,rA,rB

_	0					5	6	10	11	15	16	6 2	20	21										31
	0	0	0	1	0	0		<b>r</b> D		rA		rΒ		1	0	1	1	0	0	0	1	1	0	0

```
// high  \begin{split} \text{temp}_{0:31} &\leftarrow \text{rA}_{0:15} \times_{ui} \text{rB}_{0:15} \\ \text{rD}_{0:31} &\leftarrow \text{ACC}_{0:31} \text{-temp}_{0:31} \\ \text{/ low} \\ \text{temp}_{0:31} &\leftarrow \text{rA}_{32:47} \times_{ui} \text{rB}_{32:47} \\ \text{rD}_{32:63} &\leftarrow \text{ACC}_{32:63} \text{-temp}_{0:31} \\ \text{// update accumulator} \\ \text{ACC}_{0:63} &\leftarrow \text{rD}_{0:63} \end{split}
```

For each word element in the accumulator, the corresponding odd-numbered half-word unsigned integer elements in **r**A and **r**B are multiplied. Each intermediate product is subtracted from the contents of the corresponding accumulator word. The results are placed into the corresponding **r**D and accumulator words, as shown in Figure 5-89.

Other registers altered: ACC




Figure 5-89. Odd Form of Vector Half-Word Multiply (evmhoumianw)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

5-180 Freescale Semiconductor

# evmhousiaaw

SPE User

### evmhousiaaw

Vector Multiply Half Words, Odd, Unsigned, Saturate, Integer and Accumulate into Words

evmhousiaaw

rD,rA,rB

0 5	6 10	11 15	16 20	21										31
0 0 0 1 0 0	<b>r</b> D	rA	rB	1	0	1	0	0	0	0	0	1	0	0

```
// high
temp_{0:31} \leftarrow rA_{16:31} \times_{ui} rB_{16:31}
\texttt{temp}_{0:63} \leftarrow \texttt{EXTZ}(\texttt{ACC}_{0:31}) + \texttt{EXTZ}(\texttt{temp}_{0:31})
ovh \leftarrow temp<sub>31</sub>
rD_{0:31} \leftarrow SATURATE(ovh, 0, 0xffff_ffff, 0xffff_ffff, temp_{32:63})
//low
\texttt{temp}_{0:31} \leftarrow \texttt{rA}_{48:63} \times_{\texttt{ui}} \texttt{rB}_{48:63}
\texttt{temp}_{0:63} \leftarrow \texttt{EXTZ}(\texttt{ACC}_{32:63}) + \texttt{EXTZ}(\texttt{temp}_{0:31})
ovl \leftarrow temp_{31}
rD_{32:63} \leftarrow SATURATE(ovl, 0, 0xffff_ffff, 0xffff_ffff, temp_{32:63})
// update accumulator
ACC_{0:63} \leftarrow rD_{0:63}
// update SPEFSCR
SPEFSCR_{OVH} \leftarrow ovh
SPEFSCR_{OV} \leftarrow ovl
SPEFSCR_{SOVH} \leftarrow SPEFSCR_{SOVH} \mid ovh
SPEFSCR_{SOV} \leftarrow SPEFSCR_{SOV} \mid ovl
```

For each word element in the accumulator, corresponding odd-numbered half-word unsigned integer elements in **r**A and **r**B are multiplied producing a 32-bit product. Each 32-bit product is then added to the corresponding word in the accumulator, saturating if overflow occurs, and the result is placed in **r**D and the accumulator, as shown in Figure 5-90.

If the addition causes overflow, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC




Figure 5-90. Odd Form of Vector Half-Word Multiply (evmhousiaaw)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

### evmhousianw

SPE User

### evmhousianw

Vector Multiply Half Words, Odd, Unsigned, Saturate, Integer and Accumulate Negative into Words

evmhousianw

rD,rA,rB

0 5	6 10	11 15	16 20	21										31
0 0 0 1 0 0	rD	rA	rB	1	0	1	1	0	0	0	0	1	0	0

```
// high
\texttt{temp}_{0:31} \leftarrow \texttt{rA}_{16:31} \times_{\texttt{ui}} \texttt{rB}_{16:31}
temp_{0:63} \leftarrow EXTZ(ACC_{0:31}) - EXTZ(temp_{0:31})
ovh \leftarrow temp<sub>31</sub>
rD_{0:31} \leftarrow SATURATE(ovh, 0, 0xffff ffff, 0xffff ffff, temp_{3:63})
//low
temp_{0:31} \leftarrow rA_{48:63} \times_{ui} rB_{48:63}
\texttt{temp}_{0:63} \leftarrow \texttt{EXTZ}(\texttt{ACC}_{32:63}) - \texttt{EXTZ}(\texttt{temp}_{0:31})
ovl \leftarrow temp_{31}
rD_{32:63} \leftarrow SATURATE(ovl, 0, 0xFFFF FFFF, 0xFFFF FFFF, temp_{32:63})
// update accumulator
ACC_{0:63} \leftarrow rD_{0:63}
// update SPEFSCR
SPEFSCR<sub>OVH</sub> ← ovh
\texttt{SPEFSCR}_{\texttt{OV}} \, \leftarrow \, \texttt{ovl}
SPEFSCR_{SOVH} \leftarrow SPEFSCR_{SOVH} \mid ovh
SPEFSCR_{SOV} \leftarrow SPEFSCR_{SOV} \mid ovl
```

For each word element in the accumulator, corresponding odd-numbered half-word unsigned integer elements in **r**A and **r**B are multiplied producing a 32-bit product. Each 32-bit product is then subtracted from the corresponding word in the accumulator, saturating if overflow occurs, and the result is placed in **r**D and the accumulator, as shown in Figure 5-91.

If subtraction causes overflow, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC





Figure 5-91. Odd Form of Vector Half-Word Multiply (evmhousianw)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

5-182 Freescale Semiconductor

evmra evmra SPE User

Initialize Accumulator



$$\begin{array}{l} \mathtt{ACC_{0:63}} \leftarrow \mathtt{rA_{0:63}} \\ \mathtt{rD_{0:63}} \leftarrow \mathtt{rA_{0:63}} \end{array}$$

The contents of  $\mathbf{r}A$  are written into the accumulator and copied into  $\mathbf{r}D$ . This is the method for initializing the accumulator, as shown in Figure 5-92.

Other registers altered: ACC




Figure 5-92. Initialize Accumulator (evmra)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0 5-183 Freescale Semiconductor

# evmwhsmf SPE User evmwhsmf

Vector Multiply Word High Signed, Modulo, Fractional (to Accumulator)

evmwhsmf
$$rD,rA,rB$$
 $(A = 0)$ evmwhsmfa $rD,rA,rB$  $(A = 1)$ 

0	5 6	10 11	15 16	20 2	1 2	25 26	27		31
0 0 0 1 0	0 r	1)	rA	rB 1	0 0 0	1 A	0 1	1 1	1

```
// high  \begin{split} &\text{temp}_{0:63} \leftarrow \text{rA}_{0:31} \times_{\text{sf}} \text{rB}_{0:31} \\ &\text{rD}_{0:31} \leftarrow \text{temp}_{0:31} \\ &\text{// low} \\ &\text{temp}_{0:63} \leftarrow \text{rA}_{32:63} \times_{\text{sf}} \text{rB}_{32:63} \\ &\text{rD}_{32:63} \leftarrow \text{temp}_{0:31} \\ &\text{// update accumulator} \\ &\text{if A = 1 then ACC}_{0:63} \leftarrow \text{rD}_{0:63} \end{split}
```

The corresponding word signed fractional elements in **r**A and **r**B are multiplied and bits 0–31 of the two products are placed into the two corresponding words of **r**D, as shown in Figure 5-93.

If A = 1, the result in **r**D is also placed into the accumulator.

Other registers altered: ACC (if A = 1)




Figure 5-93. Vector Multiply Word High Signed, Modulo, Fractional (to Accumulator) (evmwhsmf)

5-184 Freescale Semiconductor

evmwhsmi evmwhsmi SPE User

Vector Multiply Word High Signed, Modulo, Integer (to Accumulator)



0					5	6	10	11	15	16	20	21				25	26	27				31	
0	0	0	1	0	0		<b>r</b> D		rA		<b>r</b> B	1	0	0	0	1	Α	0	1	1	0	1	

```
// high
\texttt{temp}_{0:63} \leftarrow \texttt{rA}_{0:31} \times_{\texttt{si}} \texttt{rB}_{0:31}
\texttt{rD}_{0:31} \leftarrow \texttt{temp}_{0:31}
// low
\texttt{temp}_{\texttt{0:63}} \leftarrow \texttt{rA}_{\texttt{32:63}} \times_{\texttt{si}} \texttt{rB}_{\texttt{32:63}}
rD_{32:63} \leftarrow temp_{0:31}
// update accumulator
if A = 1 then ACC_{0:63} \leftarrow rD_{0:63}
```

The corresponding word signed integer elements in **r**A and **r**B are multiplied. Bits 0–31 of the two 64-bit products are placed into the two corresponding words of rD, as shown in Figure 5-94.

If A = 1, The result in **r**D is also placed into the accumulator.

Other registers altered: ACC (If A = 1)




Figure 5-94. Vector Multiply Word High Signed, Modulo, Integer (to Accumulator) (evmwhsm)

evmwhssf SPE User evmwhssf

Vector Multiply Word High Signed, Saturate, Fractional (to Accumulator)

evmwhssf	rD,rA,rB	$(\mathbf{A} = 0)$
evmwhssfa	rD,rA,rB	(A=1)

0 5	6 10	11 15	16 20	21			25	26	27				31
0 0 0 1 0 0	<b>r</b> D	rA	rВ	1	0 0	0	1	Α	0	0	1	1	1

```
// high
\texttt{temp}_{\texttt{0:63}} \leftarrow \texttt{rA}_{\texttt{0:31}} \times_{\texttt{sf}} \texttt{rB}_{\texttt{0:31}}
if (rA_{0:31} = 0x8000\_0000) & (rB_{0:31} = 0x8000\_0000) then
       rD_{0:31} \leftarrow 0x7FFF\_FFFF //saturate
       movh \leftarrow 1
else
       rD_{0:31} \leftarrow temp_{0:31}
      movh \; \leftarrow 0
// low
\texttt{temp}_{\texttt{0:63}} \leftarrow \texttt{rA}_{\texttt{32:63}} \times_{\texttt{sf}} \texttt{rB}_{\texttt{32:63}}
if (rA_{32:63} = 0x8000\_0000) & (rB_{32:63} = 0x8000\_0000) then
      rD_{32:63} \leftarrow 0x7FFF\_FFFF //saturate
      movl \leftarrow 1
else
      \texttt{rD}_{32:63} \leftarrow \texttt{temp}_{0:31}
      movl \leftarrow 0
// update accumulator
if A = 1 then ACC_{0:63} \leftarrow rD_{0:63}
// update SPEFSCR
\texttt{SPEFSCR}_{\texttt{OVH}} \, \leftarrow \texttt{movh}
\texttt{SPEFSCR}_{\texttt{OV}} \leftarrow \texttt{movl}
\texttt{SPEFSCR}_{\texttt{SOVH}} \leftarrow \texttt{SPEFSCR}_{\texttt{SOVH}} \ | \ \texttt{movh}
SPEFSCR_{SOV} \leftarrow SPEFSCR_{SOV} \mid mov1
```

The corresponding word signed fractional elements in  $\mathbf{r}A$  and  $\mathbf{r}B$  are multiplied. Bits 0–31 of each product are placed into the corresponding words of  $\mathbf{r}D$ , as shown in Figure 5-95. If both inputs are -1.0, the result saturates to the largest positive signed fraction and the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC (If A = 1)

5-186 Freescale Semiconductor




Figure 5-95. Vector Multiply Word High Signed, Saturate, Fractional (to Accumulator) (evmwhssf)

evmwhumi SPE User evmwhumi

Vector Multiply Word High Unsigned, Modulo, Integer (to Accumulator)

evmwhumi 
$$rD,rA,rB$$
  $(A = 0)$  evmwhumia  $rD,rA,rB$   $(A = 1)$ 

0					5	6	10	11	15	16	20	21				25	26	27				31	
0	0	0	1	0	0		<b>r</b> D		rA		<b>r</b> B	1	0	0	0	1	Α	0	1	1	0	0	

```
// high  \begin{split} &\text{temp}_{0:63} \leftarrow \text{rA}_{0:31} \times_{\text{ui}} \text{rB}_{0:31} \\ &\text{rD}_{0:31} \leftarrow \text{temp}_{0:31} \end{split}  // low  \begin{split} &\text{temp}_{0:63} \leftarrow \text{rA}_{32:63} \times_{\text{ui}} \text{rB}_{32:63} \\ &\text{rD}_{32:63} \leftarrow \text{temp}_{0:31} \end{split}  // update accumulator if A = 1, ACC_{0:63} \leftarrow \text{rD}_{0:63}
```

The corresponding word unsigned integer elements in **r**A and **r**B are multiplied. Bits 0–31 of the two products are placed into the two corresponding words of **r**D, as shown in Figure 5-96.

If A = 1, the result in **r**D is also placed into the accumulator.

Other registers altered: ACC (If A = 1)




Figure 5-96. Vector Multiply Word High Unsigned, Modulo, Integer (to Accumulator) (evmwhumi)

5-188 Freescale Semiconductor

### evmwlsmiaaw

SPE User

### evmwlsmiaaw

Vector Multiply Word Low Signed, Modulo, Integer and Accumulate in Words

evmwlsmiaaw

rD,rA,rB

	U					5	6 10	11 15	10 2	20	21										31
	0	0	0	1	0	0	<b>r</b> D	rA	<b>r</b> B		1	0	1	0	1	0	0	1	0	0	1
/	/ h	ni a	h																		

```
// high  \begin{split} &\text{temp}_{0:63} \leftarrow \text{rA}_{0:31} \times_{\text{si}} \text{rB}_{0:31} \\ &\text{rD}_{0:31} \leftarrow \text{ACC}_{0:31} + \text{temp}_{32:63} \\ &\text{// low} \\ &\text{temp}_{0:63} \leftarrow \text{rA}_{32:63} \times_{\text{si}} \text{rB}_{32:63} \\ &\text{rD}_{32:63} \leftarrow \text{ACC}_{32:63} + \text{temp}_{32:63} \\ &\text{// update accumulator} \\ &\text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \end{split}
```

For each word element in the accumulator, the corresponding word signed integer elements in **r**A and **r**B are multiplied. The least significant 32 bits of each intermediate product is added to the contents of the corresponding accumulator words, and the result is placed into **r**D and the accumulator, as shown in Figure 5-97.

#### **NOTE**

Care should be taken if the intermediate product cannot be represented in 32 bits as some implementations produce an undefined final result. Status bits are set that indicate that such an overflow occurred.

Other registers altered: ACC




Figure 5-97. Vector Multiply Word Low Signed, Modulo, Integer and Accumulate in Words (evmwlsmiaaw)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

### evmwlsmianw

SPE User

# evmwlsmianw

Vector Multiply Word Low Signed, Modulo, Integer and Accumulate Negative in Words

evmwlsmianw

rD,rA,rB

0						5	6		10	11		15	16		20	21										31
0	C	)	0	1	0	0		<b>r</b> D			rA			rΒ		1	0	1	1	1	0	0	1	0	0	1
//	hi	gh																								

```
// nigh  \begin{split} &\text{temp}_{0:63} \leftarrow \text{rA}_{0:31} \times_{\text{si}} \text{rB}_{0:31} \\ &\text{rD}_{0:31} \leftarrow \text{ACC}_{0:31} - \text{temp}_{32:63} \\ &\text{// low} \\ &\text{temp}_{0:63} \leftarrow \text{rA}_{32:63} \times_{\text{si}} \text{rB}_{32:63} \\ &\text{rD}_{32:63} \leftarrow \text{ACC}_{32:63} - \text{temp}_{32:63} \\ &\text{// update accumulator} \\ &\text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \end{split}
```

For each word element in the accumulator, the corresponding word elements in **r**A and **r**B are multiplied. The least significant 32 bits of each intermediate product is subtracted from the contents of the corresponding accumulator words and the result is placed in **r**D and the accumulator, as shown in Figure 5-98.

#### **NOTE**

Care should be taken if the intermediate product cannot be represented in 32 bits as some implementations produce an undefined final result. Status bits are set that indicate that such an overflow occurred.

Other registers altered: ACC




Figure 5-98. Vector Multiply Word Low Signed, Modulo, Integer and Accumulate Negative in Words (evmwlsmianw)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

5-190 Freescale Semiconductor

## evmwlssiaaw

SPE User

# evmwlssiaaw

Vector Multiply Word Low Signed, Saturate, Integer and Accumulate in Words

evmwlssiaaw

rD,rA,rB

0 5	6 10	11 15	16 20	21									31
0 0 0 1 0 0	rD	rA	rВ	1	0	1 0	1	0	0	0	0	0	1

```
// high
\texttt{temp}_{0:63} \leftarrow \texttt{rA}_{0:31} \times_{\texttt{si}} \texttt{rB}_{0:31}
temp_{0:63} \leftarrow EXTS(ACC_{0:31}) + EXTS(temp_{32:63})
ovh \leftarrow (\text{temp}_{31} \oplus \text{temp}_{32})
\texttt{rD}_{0:31} \leftarrow \texttt{SATURATE} \, (\texttt{ovh, temp}_{31, 0x8000\_0000, 0x7FFF\_FFFF, temp}_{32:63})
// low
temp_{0:63} \leftarrow rA_{32:63} \times_{si} rB_{32:63}
temp_{0:63} \leftarrow EXTS(ACC_{32:63}) + EXTS(temp_{32:63})
\texttt{ovl} \; \leftarrow (\texttt{temp}_{\texttt{31}} \; \oplus \; \texttt{temp}_{\texttt{32}})
\texttt{rD}_{32:63} \leftarrow \texttt{SATURATE}(\texttt{ovl}, \texttt{temp}_{31, \texttt{0x8000}\_\texttt{0000}}, \texttt{0x7FFF}\_\texttt{FFFF}, \texttt{temp}_{32:63})
// update accumulator
ACC_{0:63} \leftarrow rD_{0:63}
// update SPEFSCR
SPEFSCR_{OVH} \leftarrow ovh
\texttt{SPEFSCR}_{\texttt{OV}} \, \leftarrow \texttt{ovl}
SPEFSCR_{SOVH} \leftarrow SPEFSCR_{SOVH} \mid ovh
SPEFSCR_{SOV} \leftarrow SPEFSCR_{SOV} \mid ovl
```

The corresponding word signed integer elements in **r**A and **r**B are multiplied producing a 64-bit product. The 32 lsbs of each product are added to the corresponding word in the ACC, saturating if overflow or underflow occurs; the result is placed in **r**D and the ACC, as shown in Figure 5-99. If there is overflow or underflow from the addition, overflow and summary overflow bits are recorded in the SPEFSCR.

#### NOTE

Care should be taken if the intermediate product cannot be represented in 32 bits as some implementations produce an undefined final result. Status bits are set that indicate that such an overflow occurred.

Other registers altered: SPEFSCR ACC




Figure 5-99. Vector Multiply Word Low Signed, Saturate, Integer and Accumulate in Words (evmwlssiaaw)

5-192 Freescale Semiconductor

# evmwlssianw

SPE User

# evmwlssianw

Vector Multiply Word Low Signed, Saturate, Integer and Accumulate Negative in Words

evmwlssianw

rD,rA,rB

0 5	6 10	11 15	16 20	21									31
0 0 0 1 0 0	rD	rA	rВ	1	0	1 1	1	0	0	0	0	0	1

```
// high
\mathsf{temp}_{0:63} \leftarrow \mathsf{rA}_{0:31} \times_{\mathsf{si}} \mathsf{rB}_{0:31}
temp_{0:63} \leftarrow EXTS(ACC_{0:31})
                                                       - EXTS(temp<sub>32:63</sub>)
ovh \leftarrow (\text{temp}_{31} \oplus \text{temp}_{32})
\texttt{rD}_{0:31} \leftarrow \texttt{SATURATE} \, (\texttt{ovh, temp}_{31, 0x8000\_0000, 0x7FFF\_FFFF, temp}_{32:63})
// low
temp_{0:63} \leftarrow rA_{32:63} \times_{si} rB_{32:63}
\texttt{temp}_{0:63} \leftarrow \texttt{EXTS}\left(\texttt{ACC}_{32:63}\right) - \texttt{EXTS}\left(\texttt{temp}_{32:63}\right)
\texttt{ovl} \; \leftarrow (\texttt{temp}_{\texttt{31}} \; \oplus \; \texttt{temp}_{\texttt{32}})
\texttt{rD}_{32:63} \leftarrow \texttt{SATURATE}(\texttt{ovl}, \texttt{temp}_{31, \texttt{0x8000}\_\texttt{0000}}, \texttt{0x7FFF}\_\texttt{FFFF}, \texttt{temp}_{32:63})
// update accumulator
ACC_{0:63} \leftarrow rD_{0:63}
// update SPEFSCR
SPEFSCR_{OVH} \leftarrow ovh
\texttt{SPEFSCR}_{\texttt{OV}} \, \leftarrow \texttt{ovl}
SPEFSCR_{SOVH} \leftarrow SPEFSCR_{SOVH} \mid ovh
SPEFSCR_{SOV} \leftarrow SPEFSCR_{SOV} \mid ovl
```

The corresponding word signed integer elements in **r**A and **r**B are multiplied producing a 64-bit product. The 32 lsbs of each product are subtracted from the corresponding ACC word, saturating if overflow or underflow occurs, and the result is placed in **r**D and the ACC, as shown in Figure 5-100. If addition causes overflow or underflow, overflow and summary overflow SPEFSCR bits are recorded.

#### NOTE

Care should be taken if the intermediate product cannot be represented in 32 bits as some implementations produce an undefined final result. Status bits are set that indicate that such an overflow occurred.

Other registers altered: SPEFSCR ACC




Figure 5-100. Vector Multiply Word Low Signed, Saturate, Integer and Accumulate Negative in Words (evmwlssianw

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

evmwlumi spe User evmwlumi

Vector Multiply Word Low Unsigned, Modulo, Integer



0 5	6 10	11 15	16 20	21		25	26	27				31
0 0 0 1 0 0	<b>r</b> D	rA	rВ	1	0 0	0 1	Α	0	1	0	0	0

```
// high  \begin{split} &\text{temp}_{0:63} \leftarrow \text{rA}_{0:31} \times_{\text{ui}} \text{rB}_{0:31} \\ &\text{rD}_{0:31} \leftarrow \text{temp}_{32:63} \end{split} // low  \\ &\text{temp}_{0:63} \leftarrow \text{rA}_{32:63} \times_{\text{ui}} \text{rB}_{32:63} \\ &\text{rD}_{32:63} \leftarrow \text{temp}_{32:63} \end{split} // update accumulator If A = 1 then \text{ACC}_{0:63} \leftarrow \text{rD}_{0:63}
```

The corresponding word unsigned integer elements in **r**A and **r**B are multiplied. The least significant 32 bits of each product are placed into the two corresponding words of **r**D, as shown in Figure 5-101.

Note: The least significant 32 bits of the product are independent of whether the word elements in **r**A and **r**B are treated as signed or unsigned 32-bit integers.

If A = 1, the result in **r**D is also placed into the accumulator.

Other registers altered: ACC (If A = 1)

Note that **evmwlumi** and **evmwlumia** can be used for signed or unsigned integers.




Figure 5-101. Vector Multiply Word Low Unsigned, Modulo, Integer (evmwlumi)

5-194 Freescale Semiconductor

## evmwlumiaaw

SPE User

# evmwlumiaaw

Vector Multiply Word Low Unsigned, Modulo, Integer and Accumulate in Words

evmwlumiaaw

rD,rA,rB

	U					5	U			10	11		15	10		20	21										31	
(	0	0	0	1	0	0		r	D			rA			rΒ		1	0	1	0	1	0	0	1	0	0	0	
//	hi	ah	1																									

```
// high  \begin{split} &\text{temp}_{0:63} \leftarrow \text{rA}_{0:31} \times_{\text{ui}} \text{rB}_{0:31} \\ &\text{rD}_{0:31} \leftarrow \text{ACC}_{0:31} + \text{temp}_{32:63} \\ \\ &\text{// low} \\ &\text{temp}_{0:63} \leftarrow \text{rA}_{32:63} \times_{\text{ui}} \text{rB}_{32:63} \\ &\text{rD}_{32:63} \leftarrow \text{ACC}_{32:63} + \text{temp}_{32:63} \\ \\ &\text{// update accumulator} \\ &\text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \end{split}
```

For each word element in the accumulator, the corresponding word unsigned integer elements in **r**A and **r**B are multiplied. The least significant 32 bits of each product are added to the contents of the corresponding accumulator word and the result is placed into **r**D and the accumulator, as shown in Figure 5-102.

#### NOTE

Care should be taken if the intermediate product cannot be represented in 32 bits as some implementations produce an undefined final result. Status bits are set that indicate that such an overflow occurred.

Other registers altered: ACC




Figure 5-102. Vector Multiply Word Low Unsigned, Modulo, Integer and Accumulate in Words (evmwlumiaaw)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

# evmwlumianw

SPE User

# evmwlumianw

Vector Multiply Word Low Unsigned, Modulo, Integer and Accumulate Negative in Words

evmwlumianw rD,rA,rB

0 5	6 10	11 15	16 20	21										31
0 0 0 1 0 0	rD	rA	rВ	1	0	1	1	1	0	0	1	0	0	0

```
// high  \begin{split} &\text{temp}_{0:63} \leftarrow \text{rA}_{0:31} \times_{\text{ui}} \text{rB}_{0:31} \\ &\text{rD}_{0:31} \leftarrow \text{ACC}_{0:31} - \text{temp}_{32:63} \\ \\ &\text{// low} \\ &\text{temp}_{0:63} \leftarrow \text{rA}_{32:63} \times_{\text{ui}} \text{rB}_{32:63} \\ &\text{rD}_{32:63} \leftarrow \text{ACC}_{32:63} - \text{temp}_{32:63} \\ \\ &\text{// update accumulator} \\ &\text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \end{split}
```

For each word element in the accumulator, the corresponding word unsigned integer elements in **r**A and **r**B are multiplied. The least significant 32 bits of each product are subtracted from the contents of the corresponding accumulator word and the result is placed into **r**D and the ACC, as shown in Figure 5-103.

#### NOTE

Care should be taken if the intermediate product cannot be represented in 32 bits as some implementations produce an undefined final result. Status bits are set that indicate that such an overflow occurred.

Other registers altered: ACC




Figure 5-103. Vector Multiply Word Low Unsigned, Modulo, Integer and Accumulate Negative in Words (evmwlumianw)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

5-196 Freescale Semiconductor

## evmwlusiaaw

SPE User

# evmwlusiaaw

Vector Multiply Word Low Unsigned, Saturate, Integer and Accumulate in Words

evmwlusiaaw

rD,rA,rB

0 5	6 10	11 15	16 20	21										31
0 0 0 1 0 0	rD	rA	rВ	1	0	1	0	1	0	0	0	0	0	0

```
// high
\texttt{temp}_{0:63} \leftarrow \texttt{rA}_{0:31} \times_{\texttt{ui}} \texttt{rB}_{0:31}
temp_{0:63} \leftarrow EXTZ(ACC_{0:31}) + EXTZ(temp_{32:63})
ovh \leftarrow temp<sub>31</sub>
\texttt{rD}_{0:31} \leftarrow \texttt{SATURATE}(\texttt{ovh, 0, 0xffff\_ffff, 0xffff\_ffff, temp}_{32:63})
temp_{0:63} \leftarrow rA_{32:63} \times_{ui} rB_{32:63}
temp_{0:63} \leftarrow EXTZ(ACC_{32:63}) + EXTZ(temp_{32:63})
ovl \leftarrow temp_{31}
rD_{32:63} \leftarrow SATURATE(ovl, 0, 0xFFFF_FFFF, 0xFFFF_FFFF, temp_{32:63})
// update accumulator
ACC_{0:63} \leftarrow rD_{0:63}
// update SPEFSCR
\texttt{SPEFSCR}_{\texttt{OVH}} \, \leftarrow \, \texttt{ovh}
SPEFSCR_{OV} \leftarrow ovl
SPEFSCR_{SOVH} \leftarrow SPEFSCR_{SOVH} \mid ovh
\texttt{SPEFSCR}_{\texttt{SOV}} \leftarrow \texttt{SPEFSCR}_{\texttt{SOV}} \mid \texttt{ovl}
```

For each word element in the ACC, corresponding word unsigned integer elements in **r**A and **r**B are multiplied, producing a 64-bit product. The 32 lsbs of each product are added to the corresponding ACC word, saturating if overflow occurs; the result is placed in **r**D and the ACC, as shown in Figure 5-104. If the addition causes overflow, the overflow and summary overflow bits are recorded in the SPEFSCR.

#### NOTE

Care should be taken if the intermediate product cannot be represented in 32 bits as some implementations produce an undefined final result. Status bits are set that indicate that such an overflow occurred.

Other registers altered: SPEFSCR ACC




Figure 5-104. Vector Multiply Word Low Unsigned, Saturate, Integer and Accumulate in Words (evmwlusiaaw)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

### evmwlusianw

SPE User

# evmwlusianw

Vector Multiply Word Low Unsigned, Saturate, Integer and Accumulate Negative in Words

evmwlusianw

rD,rA,rB

0 5	6 10	11 15	16 20	21										31
0 0 0 1 0 0	rD	rA	rВ	1	0	1	1	1	0	0	0	0	0	0

```
// high
\texttt{temp}_{0:63} \leftarrow \texttt{rA}_{0:31} \times_{\texttt{ui}} \texttt{rB}_{0:31}
temp_{0:63} \leftarrow EXTZ(ACC_{0:31}) - EXTZ(temp_{32:63})
ovh \leftarrow temp<sub>31</sub>
\texttt{rD}_{0:31} \leftarrow \texttt{SATURATE}(\texttt{ovh, 0, 0x0000\_0000, 0x0000\_0000, temp}_{32:63})
temp_{0:63} \leftarrow rA_{32:63} \times_{ui} rB_{32:63}
temp_{0:63} \leftarrow EXTZ(ACC_{32:63}) - EXTZ(temp_{32:63})
ovl \leftarrow temp_{31}
rD_{32:63} \leftarrow SATURATE(ov1, 0, 0x0000_0000, 0x0000_0000, temp_{32:63})
// update accumulator
ACC_{0:63} \leftarrow rD_{0:63}
// update SPEFSCR
\texttt{SPEFSCR}_{\texttt{OVH}} \leftarrow \texttt{ovh}
SPEFSCR_{OV} \leftarrow ovl
SPEFSCR_{SOVH} \leftarrow SPEFSCR_{SOVH} \mid ovh
\texttt{SPEFSCR}_{\texttt{SOV}} \leftarrow \texttt{SPEFSCR}_{\texttt{SOV}} \mid \texttt{ovl}
```

For each ACC word element, corresponding word elements in **r**A and **r**B are multiplied producing a 64-bit product. The 32 lsbs of each product are subtracted from corresponding ACC words, saturating if underflow occurs; the result is placed in **r**D and the ACC, as shown in Figure 5-105. If there is an underflow from the subtraction, the overflow and summary overflow bits are recorded in the SPEFSCR.

#### NOTE

Care should be taken if the intermediate product cannot be represented in 32 bits as some implementations produce an undefined final result. Status bits are set that indicate that such an overflow occurred.

Other registers altered: SPEFSCR ACC




Figure 5-105. Vector Multiply Word Low Unsigned, Saturate, Integer and Accumulate Negative in Words (evmwlusianw)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

5-198 Freescale Semiconductor

evmwsmf SPE User evmwsmf

Vector Multiply Word Signed, Modulo, Fractional (to Accumulator)

evmwsmf 
$$rD,rA,rB$$
  $(A = 0)$ 

evmwsmfa 
$$rD,rA,rB$$
  $(A = 1)$ 

0 5	6 10	11 15	16 20	21	25	26 2	27	31
0 0 0 1 0 0	<b>r</b> D	rA	rВ	1 0	0 0 1	Α	1 1 0	1 1

```
\texttt{rD}_{\texttt{0:63}} \leftarrow \texttt{rA}_{\texttt{32:63}} \times_{\texttt{sf}} \texttt{rB}_{\texttt{32:63}}
```

```
// update accumulator if A = 1 then ACC_{0:63} \leftarrow rD_{0:63}
```

The corresponding low word signed fractional elements in  $\mathbf{r}A$  and  $\mathbf{r}B$  are multiplied. The product is placed into  $\mathbf{r}D$ , as shown in Figure 5-106.

If A = 1, the result in **r**D is also placed into the accumulator.

Other registers altered: ACC (If A = 1)




Figure 5-106. Vector Multiply Word Signed, Modulo, Fractional (to Accumulator) (evmwsmf)


# evmwsmfaa



evmwsmfaa

Vector Multiply Word Signed, Modulo, Fractional and Accumulate

evmwsmfaa rD,rA,rB



```
\begin{split} \text{temp}_{0:63} &\leftarrow \text{rA}_{32:63} \times_{\text{sf}} \text{rB}_{32:63} \\ \text{rD}_{0:63} &\leftarrow \text{ACC}_{0:63} + \text{temp}_{0:63} \\ \end{split} // update accumulator \text{ACC}_{0:63} \leftarrow \text{rD}_{0:63}
```

The corresponding low word signed fractional elements in **r**A and **r**B are multiplied. The intermediate product is added to the contents of the 64-bit accumulator and the result is placed in **r**D and the accumulator, as shown in Figure 5-107.

Other registers altered: ACC




Figure 5-107. Vector Multiply Word Signed, Modulo, Fractional and Accumulate (evmwsmfaa)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0


## evmwsmfan

SPE User

# evmwsmfan

Vector Multiply Word Signed, Modulo, Fractional and Accumulate Negative

evmwsmfan rD,rA,rB



```
\begin{array}{l} \text{temp}_{0:63} \leftarrow \text{rA}_{32:63} \times_{\text{sf}} \text{rB}_{32:63} \\ \text{rD}_{0:63} \leftarrow \text{ACC}_{0:63} - \text{temp}_{0:63} \\ \\ \text{// update accumulator} \\ \text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \end{array}
```

The corresponding low word signed fractional elements in **r**A and **r**B are multiplied. The intermediate product is subtracted from the contents of the accumulator and the result is placed in **r**D and the accumulator, as shown in Figure 5-108.

Other registers altered: ACC




Figure 5-108. Vector Multiply Word Signed, Modulo, Fractional and Accumulate Negative (evmwsmfan)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

evmwsmi SPE User evmwsmi

Vector Multiply Word Signed, Modulo, Integer (to Accumulator)

evmwsmi 
$$rD,rA,rB$$
  $(A = 0)$ 

evmwsmia 
$$rD,rA,rB$$
  $(A = 1)$ 

0 5	6 10	11 15	16 20	21	25	26	27		3	1_
0 0 0 1 0 0	<b>r</b> D	rA	rВ	1 0	0 0 1	Α	1 1	0	0 1	1

```
\texttt{rD}_{0:63} \leftarrow \texttt{rA}_{32:63} \times_{\texttt{si}} \texttt{rB}_{32:63}
```

```
// update accumulator if A = 1 then ACC_{0:63} \leftarrow rD_{0:63}
```

The low word signed integer elements in rA and rB are multiplied. The product is placed into rD.

If A = 1, the result in **r**D is also placed into the accumulator., as shown in Figure 5-109.

Other registers altered: ACC (If A = 1)




Figure 5-109. Vector Multiply Word Signed, Modulo, Integer (to Accumulator) (evmwsmi)

5-202 Freescale Semiconductor

## evmwsmiaa

SPE User

## evmwsmiaa

Vector Multiply Word Signed, Modulo, Integer and Accumulate

evmwsmiaa rD,rA,rB

0 5	6 10	11 15	16 20	21										31
0 0 0 1 0 0	<b>r</b> D	rA	rB	1	0	1	0	1	0	1	1	0	0	1

```
\begin{array}{l} \text{temp}_{0:63} \leftarrow \text{rA}_{32:63} \ \times_{\text{si}} \ \text{rB}_{32:63} \\ \text{rD}_{0:63} \leftarrow \text{ACC}_{0:63} + \text{temp}_{0:63} \\ \\ \text{// update accumulator} \\ \text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \end{array}
```

The low word signed integer elements in **r**A and **r**B are multiplied. The intermediate product is added to the contents of the 64-bit accumulator and the result is placed into **r**D and the accumulator, as shown in Figure 5-110.

Other registers altered: ACC




Figure 5-110. Vector Multiply Word Signed, Modulo, Integer and Accumulate (evmwsmiaa)

# evmwsmian



### evmwsmian

Vector Multiply Word Signed, Modulo, Integer and Accumulate Negative

evmwsmian rD,rA,rB

0 5	6 10	11 15	16 20	21									31
0 0 0 1 0 0	<b>r</b> D	rA	rB	1	0 1	1	1	0	1	1	0	0	1

```
\begin{array}{l} \operatorname{temp}_{0:63} \leftarrow \operatorname{rA}_{32:63} \times_{\operatorname{si}} \operatorname{rB}_{32:63} \\ \operatorname{rD}_{0:63} \leftarrow \operatorname{ACC}_{0:63} - \operatorname{temp}_{0:63} \end{array}
// update accumulator
ACC_{0:63} \leftarrow rD_{0:63}
```

The low word signed integer elements in **r**A and **r**B are multiplied. The intermediate product is subtracted from the contents of the 64-bit accumulator and the result is placed into **r**D and the accumulator, as shown in Figure 5-111.

Other registers altered: ACC




Figure 5-111. Vector Multiply Word Signed, Modulo, Integer and **Accumulate Negative (evmwsmian)** 

evmwssf SPE User evmwssf

Vector Multiply Word Signed, Saturate, Fractional (to Accumulator)



0					5	6	10	11	15	1	16 2	0	21				25	26	27					31	
0	0	0	1	0	0	rD			rA		rВ		1	0	0	0	1	Α	1	0	(	0	1	1	

```
\begin{array}{l} \text{temp}_{0:63} \leftarrow \text{rA}_{32:63} \times_{\text{sf}} \text{rB}_{32:63} \\ \text{if } (\text{rA}_{32:63} = \text{0x8000\_0000}) \text{ \& } (\text{rB}_{32:63} = \text{0x8000\_0000}) \text{ then} \\ \text{rD}_{0:63} \leftarrow \text{0x7FFF\_FFFF\_FFFF\_FFFF} \text{//saturate} \\ \text{mov} \leftarrow 1 \\ \text{else} \\ \text{rD}_{0:63} \leftarrow \text{temp}_{0:63} \\ \text{mov} \leftarrow 0 \\ \text{// update accumulator} \\ \text{if A} = 1 \text{ then } \text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \\ \text{// update SPEFSCR} \\ \text{SPEFSCR}_{\text{OVH}} \leftarrow 0 \\ \text{SPEFSCR}_{\text{OV}} \leftarrow \text{mov} \\ \text{SPEFSCR}_{\text{SOV}} \leftarrow \text{SPEFSCR}_{\text{SOV}} \mid \text{mov} \end{array}
```

The low word signed fractional elements in  $\mathbf{r}A$  and  $\mathbf{r}B$  are multiplied. The 64 bit product is placed into  $\mathbf{r}D$ , as shown in Figure 5-112. If both inputs are -1.0, the result saturates to the largest positive signed fraction and the overflow and summary overflow bits are recorded in the SPEFSCR.

The architecture specifies that if the final result cannot be represented in 64 bits, SPEFSCR[OV] should be set (along with the SOV bit, if it is not already set).

If A = 1, the result in **r**D is also placed into the accumulator.

Other registers altered: SPEFSCR ACC (If A = 1)




Figure 5-112. Vector Multiply Word Signed, Saturate, Fractional (to Accumulator) (evmwssf)


evmwssfaa

SPE User

evmwssfaa

Vector Multiply Word Signed, Saturate, Fractional and Accumulate

evmwssfaa rD,rA,rB



```
\begin{array}{l} \text{temp}_{0:63} \leftarrow \text{rA}_{32:63} \times_{\text{sf}} \text{rB}_{32:63} \\ \text{if } (\text{rA}_{32:63} = \text{0x8000\_0000}) \& (\text{rB}_{32:63} = \text{0x8000\_0000}) \text{ then } \\ \text{temp}_{0:63} \leftarrow \text{0x7FFF\_FFFF\_FFFF\_FFFF} //\text{saturate } \\ \text{mov} \leftarrow 1 \\ \text{else} \\ \text{mov} \leftarrow 0 \\ \text{temp}_{0:64} \leftarrow \text{EXTS}(\text{ACC}_{0:63}) + \text{EXTS}(\text{temp}_{0:63}) \\ \text{ov} \leftarrow (\text{temp}_0 \oplus \text{temp}_1) \\ \text{rD}_{0:63} \leftarrow \text{temp}_{1:64}) \\ // \text{update accumulator} \\ \text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \\ // \text{update SPEFSCR} \\ \text{SPEFSCR}_{\text{OVH}} \leftarrow 0 \\ \text{SPEFSCR}_{\text{OV}} \leftarrow \text{mov} \\ \text{SPEFSCR}_{\text{SOV}} \leftarrow \text{SPEFSCR}_{\text{SOV}} \mid \text{ov} \mid \text{mov} \end{array}
```

The low word signed fractional elements in  $\mathbf{r}A$  and  $\mathbf{r}B$  are multiplied producing a 64-bit product. If both inputs are -1.0, the product saturates to the largest positive signed fraction. The 64-bit product is added to the ACC and the result is placed in  $\mathbf{r}D$  and the ACC, as shown in Figure 5-113.

If there is an overflow from either the multiply or the addition, the SPEFSCR overflow and summary overflow bits are recorded.

Note: There is no saturation on the addition with the accumulator.

Other registers altered: SPEFSCR ACC




Figure 5-113. Vector Multiply Word Signed, Saturate, Fractional, and Accumulate (evmwssfaa)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0


### evmwssfan

SPE User

evmwssfan

Vector Multiply Word Signed, Saturate, Fractional and Accumulate Negative

evmwssfan rD,rA,rB



The low word signed fractional elements in **r**A and **r**B are multiplied producing a 64-bit product. If both inputs are –1.0, the product saturates to the largest positive signed fraction. The 64-bit product is subtracted from the ACC and the result is placed in **r**D and the ACC, as shown in Figure 5-114.

If there is an overflow from either the multiply or the addition, the SPEFSCR overflow and summary overflow bits are recorded.

Note: There is no saturation on the subtraction with the accumulator.

Other registers altered: SPEFSCR ACC




Figure 5-114. Vector Multiply Word Signed, Saturate, Fractional and Accumulate Negative (evmwssfan)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

evmwumi SPE User evmwumi

Vector Multiply Word Unsigned, Modulo, Integer (to Accumulator)



0	5	6 10	11 15	16 20	21	25	26	27		31
0 0 0	1 0 0	<b>r</b> D	rA	rB	1 0	0 0 0 1	Α	1	1 0	0 0

```
\begin{split} \text{rD}_{0:63} &\leftarrow \text{rA}_{32:63} \text{ X}_{ui} \text{ rB}_{32:63} \\ \text{// update accumulator} \\ \text{if A = 1 then ACC}_{0:63} &\leftarrow \text{rD}_{0:63} \end{split}
```

The low word unsigned integer elements in  $\mathbf{r}A$  and  $\mathbf{r}B$  are multiplied to form a 64-bit product that is placed into  $\mathbf{r}D$ , as shown in Figure 5-115.

If A = 1, the result in **r**D is also placed into the accumulator.

Other registers altered: ACC (If A = 1)




Figure 5-115. Vector Multiply Word Unsigned, Modulo, Integer (to Accumulator) (evmwumi)

5-208 Freescale Semiconductor

## evmwumiaa

SPE User

## evmwumiaa

Vector Multiply Word Unsigned, Modulo, Integer and Accumulate

evmwumiaa rD,rA,rB

0 5	6 10	11 15	16 20	21										31
0 0 0 1 0 0	<b>r</b> D	rA	rВ	1	0	1	0	1	0	1	1	0	0	0

```
\begin{array}{l} \text{temp}_{0:63} \leftarrow \text{rA}_{32:63} \text{ X}_{\text{ui}} \text{ rB}_{32:63} \\ \text{rD}_{0:63} \leftarrow \text{ACC}_{0:63} + \text{temp}_{0:63} \\ \\ \text{// update accumulator} \\ \text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \end{array}
```

The low word unsigned integer elements in **r**A and **r**B are multiplied. The intermediate product is added to the contents of the 64-bit accumulator, and the resulting value is placed into the accumulator and into **r**D, as shown in Figure 5-116.

Other registers altered: ACC




Figure 5-116. Vector Multiply Word Unsigned, Modulo, Integer and Accumulate (evmwumiaa)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0


## evmwumian



# evmwumian

Vector Multiply Word Unsigned, Modulo, Integer and Accumulate Negative

evmwumian rD,rA,rB



```
\begin{array}{l} \text{temp}_{0:63} \leftarrow \text{rA}_{32:63} \text{ X}_{ui} \text{ rB}_{32:63} \\ \text{rD}_{0:63} \leftarrow \text{ACC}_{0:63} - \text{temp}_{0:63} \\ \\ \text{// update accumulator} \\ \text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \end{array}
```

The low word unsigned integer elements in **r**A and **r**B are multiplied. The intermediate product is subtracted from the contents of the 64-bit accumulator, and the resulting value is placed into the accumulator and into **r**D, as shown in Figure 5-117.

Other registers altered: ACC





Figure 5-117. Vector Multiply Word Unsigned, Modulo, Integer and Accumulate Negative (evmwumian)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

evnand evnand SPE User

**Vector NAND** 

evnand rD,rA,rB



```
\begin{array}{l} {\rm rD_{0:31}} \leftarrow \neg ({\rm rA_{0:31}~\&~rB_{0:31}}) // ~{\rm Bitwise~NAND} \\ {\rm rD_{32:63}} \leftarrow \neg ({\rm rA_{32:63}} ~\&~{\rm rB_{32:63}}) ~// ~{\rm Bitwise~NAND} \end{array}
```

Corresponding word elements of rA and rB are bitwise NANDed. The result is placed in the corresponding element of rD, as shown in Figure 5-118.





Figure 5-118. Vector NAND (evnand)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0 Freescale Semiconductor 5-211

evneg SPE User evneg

**Vector Negate** 



```
\begin{array}{l} \mathtt{rD_{0:31}} \leftarrow \mathtt{NEG}\,(\mathtt{rA_{0:31}}) \\ \mathtt{rD_{32:63}} \leftarrow \mathtt{NEG}\,(\mathtt{rA_{32:63}}) \end{array}
```

The negative of each element of **r**A is placed in **r**D, as shown in Figure 5-119. The negative of 0x8000\_0000 (most negative number) returns 0x8000\_0000. No overflow is detected.





Figure 5-119. Vector Negate (evneg)

evnor SPE User evnor

**Vector NOR** 

evnor rD,rA,rB



```
\begin{array}{l} {\rm rD_{0:31}} \leftarrow \neg \, ({\rm rA_{0:31}} \mid \, {\rm rB_{0:31}}) \ // \ {\rm Bitwise\ NOR} \\ {\rm rD_{32:63}} \leftarrow \neg \, ({\rm rA_{32:63}} \mid \, {\rm rB_{32:63}}) \ // \ {\rm Bitwise\ NOR} \end{array}
```

Each element of **r**A and **r**B is bitwise NORed. The result is placed in the corresponding element of **r**D, as shown in Figure 5-120.

Note: Use evnand or evnor for evnot.




Figure 5-120. Vector NOR (evnor)


Simplified mnemonic: evnot rD,rA performs a complement register

evnot rD,rA equivalent to evnor rD,rA,rA

evor SPE User evor

Vector OR

evor rD,rA,rB



```
\begin{array}{l} {\rm rD_{0:31}} \leftarrow {\rm rA_{0:31}} \ | \ {\rm rB_{0:31}} \ //{\rm Bitwise} \ {\rm OR} \\ {\rm rD_{32:63}} \leftarrow {\rm rA_{32:63}} \ | \ {\rm rB_{32:63}}// \ {\rm Bitwise} \ {\rm OR} \end{array}
```

Each element of **r**A and **r**B is bitwise ORed. The result is placed in the corresponding element of **r**D, as shown in Figure 5-121.




Figure 5-121. Vector OR (evor)


Simplified mnemonic: evmr rD,rA handles moving of the full 64-bit SPE register.

evmr rD,rA equivalent to evor rD,rA,rA

evorc SPE User evorc

Vector OR with Complement

evorc rD,rA,rB



Each element of **r**A is bitwise ORed with the complement of **r**B. The result is placed in the corresponding element of **r**D, as shown in Figure 5-122.





Figure 5-122. Vector OR with Complement (evorc)

evrlw SPE User evrlw

Vector Rotate Left Word

evrlw rD,rA,rB



```
\begin{array}{l} \text{nh} \leftarrow \text{rB}_{27:31} \\ \text{nl} \leftarrow \text{rB}_{59:63} \\ \text{rD}_{0:31} \leftarrow \text{ROTL}\left(\text{rA}_{0:31}, \text{ nh}\right) \\ \text{rD}_{32:63} \leftarrow \text{ROTL}\left(\text{rA}_{32:63}, \text{ nl}\right) \end{array}
```

Each of the high and low elements of **r**A is rotated left by an amount specified in **r**B. The result is placed into **r**D, as shown in Figure 5-123. Rotate values for each element of **r**A are found in bit positions **r**B[27–31] and **r**B[59–63].




Figure 5-123. Vector Rotate Left Word (evrlw)


5-216 Freescale Semiconductor

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

evrlwi SPE User evrlw

Vector Rotate Left Word Immediate

evrlwi rD,rA,UIMM



```
\begin{array}{l} n \;\leftarrow \text{UIMM} \\ \text{rD}_{0:31} \;\leftarrow \text{ROTL}\left(\text{rA}_{0:31},\;n\right) \\ \text{rD}_{32:63} \;\leftarrow \text{ROTL}\left(\text{rA}_{32:63},\;n\right) \end{array}
```

Both the high and low elements of  $\mathbf{r}$ A are rotated left by an amount specified by a 5-bit immediate value, as shown in Figure 5-124.





Figure 5-124. Vector Rotate Left Word Immediate (evrlwi)

evrndw SPE User evrndw

**Vector Round Word** 



```
\begin{array}{l} {\tt rD_{0:31}} \leftarrow ({\tt rA_{0:31}} + 0{\tt x000008000}) \& 0{\tt xFFFF0000} \ // \ Modulo \ sum \\ {\tt rD_{32:63}} \leftarrow ({\tt rA_{32:63}} + 0{\tt x000008000}) \& 0{\tt xFFFF0000} \ // \ Modulo \ sum \\ \end{array}
```

The 32-bit elements of **r**A are rounded into 16 bits. The result is placed into **r**D, as shown in Figure 5-125. The resulting 16 bits are placed in the most significant 16 bits of each element of **r**D, zeroing out the low order 16 bits of each element.





Figure 5-125. Vector Round Word (evrndw)

evsel evsel SPE User

**Vector Select** 

evsel rD,rA,rB,crS



```
\mathtt{ch} \, \leftarrow \mathtt{CR}_{\mathtt{crS}*4}
cl \leftarrow CR_{\text{crS}*4+1} if (ch = 1) then rD_{0:31} \leftarrow rA_{0:31}
else rD_{0:31} \leftarrow rB_{0:31}
if (cl = 1) then rD_{32:63} \leftarrow rA_{32:63}
else rD_{32:63} \leftarrow rB_{32:63}
```

If the most significant bit in the crS field of CR is set, the high-order element of rA is placed in the high-order element of rD; otherwise, the high-order element of rB is placed into the high-order element of rD. If the next most significant bit in the crS field of CR is set, the low-order element of rA is placed in the low-order element of rD, otherwise, the low-order element of rB is placed into the low-order element of **r**D. This is shown in Figure 5-126.





Figure 5-126. Vector Select (evsel)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0 Freescale Semiconductor 5-219

evslw SPE User evslw

Vector Shift Left Word





```
\begin{array}{l} \text{nh} \leftarrow \text{rB}_{26:31} \\ \text{nl} \leftarrow \text{rB}_{58:63} \\ \text{rD}_{0:31} \leftarrow \text{SL}(\text{rA}_{0:31}, \text{ nh}) \\ \text{rD}_{32:63} \leftarrow \text{SL}(\text{rA}_{32:63}, \text{ nl}) \end{array}
```

Each of the high and low elements of **r**A are shifted left by an amount specified in **r**B. The result is placed into **r**D, as shown in Figure 5-127. The separate shift amounts for each element are specified by 6 bits in **r**B that lie in bit positions 26–31 and 58–63.

Shift amounts from 32 to 63 give a zero result.





Figure 5-127. Vector Shift Left Word (evslw)

5-220 Freescale Semiconductor

evslwi evslwi SPE User

Vector Shift Left Word Immediate

evslwi rD,rA,UIMM



```
\texttt{n} \; \leftarrow \texttt{UIMM}
\texttt{rD}_{0:31} \leftarrow \texttt{SL}(\texttt{rA}_{0:31}, \ \texttt{n})
rD_{32:63} \leftarrow SL(rA_{32:63}, n)
```

Both high and low elements of rA are shifted left by the 5-bit UIMM value and the results are placed in **r**D, as shown in Figure 5-128.





Figure 5-128. Vector Shift Left Word Immediate (evslwi)

evsplatfi SPE User evsplatfi

Vector Splat Fractional Immediate

evsplatfi rD,SIMM



$$\begin{array}{l} \mathtt{rD_{0:31}} \leftarrow \mathtt{SIMM} \ | \ | \ ^{27}\mathtt{0} \\ \mathtt{rD_{32:63}} \leftarrow \mathtt{SIMM} \ | \ | \ ^{27}\mathtt{0} \end{array}$$

The 5-bit immediate value is padded with trailing zeros and placed in both elements of  $\mathbf{r}D$ , as shown in Figure 5-129. The SIMM ends up in bit positions  $\mathbf{r}D[0-4]$  and  $\mathbf{r}D[32-36]$ .





Figure 5-129. Vector Splat Fractional Immediate (evsplatfi)

evsplati evsplati SPE User

Vector Splat Immediate

evsplati rD,SIMM



 $\begin{array}{l} \mathtt{rD_{0:31}} \leftarrow \mathtt{EXTS}\,(\mathtt{SIMM}) \\ \mathtt{rD_{32:63}} \leftarrow \mathtt{EXTS}\,(\mathtt{SIMM}) \end{array}$ 

The 5-bit immediate value is sign extended and placed in both elements of **r**D, as shown in Figure 5-130.




Figure 5-130. evsplati Sign Extend


Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0 5-223 Freescale Semiconductor

evsrwis

evsrwis User evsrwis

Vector Shift Right Word Immediate Signed

rD,rA,UIMM



```
\begin{array}{l} n \leftarrow \text{UIMM} \\ \text{rD}_{0:31} \leftarrow \text{EXTS} \left( \text{rA}_{0:31-n} \right) \\ \text{rD}_{32:63} \leftarrow \text{EXTS} \left( \text{rA}_{32:63-n} \right) \end{array}
```

Both high and low elements of **r**A are shifted right by the 5-bit UIMM value, as shown in Figure 5-131. Bits in the most significant positions vacated by the shift are filled with a copy of the sign bit.





Figure 5-131. Vector Shift Right Word Immediate Signed (evsrwis)

5-224 Freescale Semiconductor

evsrwiu SPE User evsrwiu

Vector Shift Right Word Immediate Unsigned

rD,rA,UIMM



```
\begin{array}{l} n \; \leftarrow \text{UIMM} \\ \text{rD}_{0:31} \; \leftarrow \text{EXTZ} \left( \text{rA}_{0:31-n} \right) \\ \text{rD}_{32:63} \; \leftarrow \text{EXTZ} \left( \text{rA}_{32:63-n} \right) \end{array}
```

evsrwiu

Both high and low elements of **r**A are shifted right by the 5-bit UIMM value; 0 bits are shifted in to the most significant position, as shown in Figure 5-132. Bits in the most significant positions vacated by the shift are filled with a zero bit.





Figure 5-132. Vector Shift Right Word Immediate Unsigned (evsrwiu)

evsrws SPE User evsrws

Vector Shift Right Word Signed





```
\begin{array}{l} \text{nh} \; \leftarrow \text{rB}_{26:31} \\ \text{nl} \; \leftarrow \text{rB}_{58:63} \\ \text{rD}_{0:31} \; \leftarrow \text{EXTS} \left( \text{rA}_{0:31-\text{nh}} \right) \\ \text{rD}_{32:63} \; \leftarrow \text{EXTS} \left( \text{rA}_{32:63-\text{nl}} \right) \end{array}
```

Both the high and low elements of **r**A are shifted right by an amount specified in **r**B. The result is placed into **r**D, as shown in Figure 5-133. The separate shift amounts for each element are specified by 6 bits in **r**B that lie in bit positions 26–31 and 58–63. The sign bits are shifted in to the most significant position.

Shift amounts from 32 to 63 give a result of 32 sign bits.





Figure 5-133. Vector Shift Right Word Signed (evsrws)

5-226 Freescale Semiconductor

evsrwu evsrwu SPE User

Vector Shift Right Word Unsigned

rD,rA,rB evsrwu



```
\mathtt{nh} \, \leftarrow \mathtt{rB}_{\mathtt{26:31}}
\texttt{nl} \; \leftarrow \texttt{rB}_{58:63}
rD_{0:31} \leftarrow EXTZ (rA_{0:31-nh})
\texttt{rD}_{\texttt{32:63}} \leftarrow \texttt{EXTZ}\,(\texttt{rA}_{\texttt{32:63-nl}})
```

Both the high and low elements of rA are shifted right by an amount specified in rB. The result is placed into rD, as shown in Figure 5-134. The separate shift amounts for each element are specified by 6 bits in **r**B that lie in bit positions 26–31 and 58–63. Zero bits are shifted in to the most significant position.

Shift amounts from 32 to 63 give a zero result.






Figure 5-134. Vector Shift Right Word Unsigned (evsrwu)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0 Freescale Semiconductor 5-227



Vector Store Double of Double



The contents of **r**S are stored as a double word in storage addressed by EA, as shown in Figure 5-135.

Figure 5-135 shows how bytes are stored in memory as determined by the endian mode.




Figure 5-135. evstdd Results in Big- and Little-Endian Modes

Implementation note: If the EA is not double-word aligned, an alignment exception occurs.


evstddx

SPE, SPE FV, SPE FD User

evstddx

Vector Store Double of Double Indexed

evstddx rS,rA,rB



```
if (rA = 0) then b \leftarrow 0 else b \leftarrow (rA) EA \leftarrow b + (rB) MEM(EA,8) \leftarrow RS_{0:63}
```

The contents of **r**S are stored as a double word in storage addressed by EA.

Figure 5-136 shows how bytes are stored in memory as determined by the endian mode.




Figure 5-136. evstddx Results in Big- and Little-Endian Modes

Implementation note: If the EA is not double-word aligned, an alignment exception occurs.

evstdh

evstdh SPE User evstdh

Vector Store Double of Four Half Words

0 5 6 10 11 15 16 20 21 31

0 0 0 1 0 0 **r**S **r**A UIMM<sup>1</sup> 0 1 1 0 0 1 0 0 1 0 1

1 **d** = UIMM \* 8

```
if (rA = 0) then b \leftarrow 0 else b \leftarrow (rA) EA \leftarrow b + EXTZ(UIMM*8) MEM(EA,2) \leftarrow RS<sub>0:15</sub> MEM(EA+2,2) \leftarrow RS<sub>16:31</sub> MEM(EA+4,2) \leftarrow RS<sub>32:47</sub> MEM(EA+6,2) \leftarrow RS<sub>48:63</sub>
```

The contents of **rS** are stored as four half words in storage addressed by EA.

rS,d(rA)

Figure 5-137 shows how bytes are stored in memory as determined by the endian mode.




Figure 5-137. evstdh Results in Big- and Little-Endian Modes

Implementation note: If the EA is not double-word aligned, an alignment exception occurs.

5-230 Freescale Semiconductor

evstdhx SPE User evstdhx

Vector Store Double of Four Half Words Indexed

evstdhx rS,rA,rB

0 5	6 10	11 15	16 20	21										31
0 0 0 1 0 0	rS	rA	rB	0	1	1	0	0	1	0	0	1	0	0

```
if (rA = 0) then b \leftarrow 0 else b \leftarrow (rA)

EA \leftarrow b + (rB)

MEM(EA,2) \leftarrow RS<sub>0:15</sub>

MEM(EA+2,2) \leftarrow RS<sub>16:31</sub>

MEM(EA+4,2) \leftarrow RS<sub>32:47</sub>

MEM(EA+6,2) \leftarrow RS<sub>48:63</sub>
```

The contents of **rS** are stored as four half words in storage addressed by EA.

Figure 5-138 shows how bytes are stored in memory as determined by the endian mode.




Figure 5-138. evstdhx Results in Big- and Little-Endian Modes

Implementation note: If the EA is not double-word aligned, an alignment exception occurs.

Freescale Semiconductor 5-231

evstdw

evstdw SPE User evstdw

Vector Store Double of Two Words

0 5 6 10 11 15 16 20 21 31
0 0 0 1 0 0 rS rA UIMM¹ 0 1 1 0 0 1 0 0 0 1 1

if (rA = 0) then b  $\leftarrow$  0 else b  $\leftarrow$  (rA) EA  $\leftarrow$  b + EXTZ(UIMM\*8) MEM(EA,4)  $\leftarrow$  RS<sub>0:31</sub> MEM(EA+4,4)  $\leftarrow$  RS<sub>32:63</sub>

**d** = UIMM \* 8

The contents of **r**S are stored as two words in storage addressed by EA.

rS,d(rA)

Figure 5-139 shows how bytes are stored in memory as determined by the endian mode.




Figure 5-139. evstdw Results in Big- and Little-Endian Modes

Implementation note: If the EA is not double-word aligned, an alignment exception occurs.

5-232 Freescale Semiconductor

evstdwx SPE User evstdwx

Vector Store Double of Two Words Indexed

evstdwx rS,rA,rB

0 5 6 10 11 15 16 20 21 31

0 0 0 1 0 0 rS rA rB 0 1 1 0 0 1 0 0 0 1 0

if (rA = 0) then b  $\leftarrow$  0 else b  $\leftarrow$  (rA) EA  $\leftarrow$  b + (rB) MEM(EA,4)  $\leftarrow$  RS<sub>0:31</sub> MEM(EA+4,4)  $\leftarrow$  RS<sub>32:63</sub>

The contents of **r**S are stored as two words in storage addressed by EA.

Figure 5-140 shows how bytes are stored in memory as determined by the endian mode.




Figure 5-140. evstdwx Results in Big- and Little-Endian Modes

Implementation note: If the EA is not double-word aligned, an alignment exception occurs.

Freescale Semiconductor 5-233

evstwhe SPE User evstwhe

Vector Store Word of Two Half Words from Even

evstwhe rS,d(rA)15 16 20 21 6 10 11 0 1 rS UIMM<sup>1</sup> 0 1 0 0 1 1 0 0 rΑ d = UIMM \* 4if (rA = 0) then  $b \leftarrow 0$ else b  $\leftarrow$  (rA)  $\texttt{EA} \leftarrow \texttt{b} + \texttt{EXTZ}(\texttt{UIMM*4})$  $\texttt{MEM}(\texttt{EA,2}) \; \leftarrow \texttt{RS}_{0:15}$  $\texttt{MEM}\,(\texttt{EA+2,2}) \;\leftarrow \bar{\texttt{RS}}_{32:47}$ 

The even half words from each element of **rS** are stored as two half words in storage addressed by EA.

Figure 5-141 shows how bytes are stored in memory as determined by the endian mode.




Figure 5-141. evstwhe Results in Big- and Little-Endian Modes

Implementation note: If the EA is not word aligned, an alignment exception occurs.

5-234 Freescale Semiconductor

evstwhex SPE User evstwhex

Vector Store Word of Two Half Words from Even Indexed

rS,rA,rB

0 5 6 10 11 15 16 20 21 31 0 0 0 1 1 0 0 0 0 0

if (rA = 0) then  $b \leftarrow 0$ else  $b \leftarrow (rA)$  $EA \leftarrow b + (rB)$  $MEM(EA, 2) \leftarrow RS_{0:15}$  $MEM(EA+2, 2) \leftarrow RS_{32:47}$ 

evstwhex

The even half words from each element of **r**S are stored as two half words in storage addressed by EA.

Figure 5-142 shows how bytes are stored in memory as determined by the endian mode.





Figure 5-142. evstwhex Results in Big- and Little-Endian Modes

Implementation note: If the EA is not word aligned, an alignment exception occurs.

Freescale Semiconductor 5-235

evstwho SPE User evstwho

Vector Store Word of Two Half Words from Odd



The odd half words from each element of **r**S are stored as two half words in storage addressed by EA, as shown in Figure 5-143.




Figure 5-143. evstwho Results in Big- and Little-Endian Modes

5-236 Freescale Semiconductor

evstwhox SPE User evstwhox

Vector Store Word of Two Half Words from Odd Indexed

rS,rA,rB

0 5 6 10 11 15 16 20 21 31

0 0 0 1 0 0 rS rA rB 0 1 1 0 0 1 0 0

```
if (rA = 0) then b \leftarrow 0 else b \leftarrow (rA) 
EA \leftarrow b + (rB) 
MEM(EA,2) \leftarrow RS<sub>16:31</sub> 
MEM(EA+2,2) \leftarrow RS<sub>48:63</sub>
```

evstwhox

The odd half words from each element of **rS** are stored as two half words in storage addressed by EA.

Figure 5-144 shows how bytes are stored in memory as determined by the endian mode.





Figure 5-144. evstwhox Results in Big- and Little-Endian Modes

Implementation note: If the EA is not word aligned, an alignment exception occurs.

Freescale Semiconductor 5-237

evstwwe SPE User evstwwe

Vector Store Word of Word from Even



The even word of **rS** is stored in storage addressed by EA.

Figure 5-145 shows how bytes are stored in memory as determined by the endian mode.





Figure 5-145. evstwwe Results in Big- and Little-Endian Modes

Implementation note: If the EA is not word aligned, an alignment exception occurs.

5-238 Freescale Semiconductor

evstwwex SPE User evstwwex

Vector Store Word of Word from Even Indexed



The even word of **r**S is stored in storage addressed by EA.

Figure 5-146 shows how bytes are stored in memory as determined by the endian mode.





Figure 5-146. evstwwex Results in Big- and Little-Endian Modes

Implementation note: If the EA is not word aligned, an alignment exception occurs.

Freescale Semiconductor 5-239

evstwwo SPE User evstwwo

Vector Store Word of Word from Odd



The odd word of **rS** is stored in storage addressed by EA.

Figure 5-147 shows how bytes are stored in memory as determined by the endian mode.





Figure 5-147. evstwwo Results in Big- and Little-Endian Modes

Implementation note: If the EA is not word aligned, an alignment exception occurs.

5-240 Freescale Semiconductor

evstwwox SPE User evstwwox

Vector Store Word of Word from Odd Indexed



The odd word of **rS** is stored in storage addressed by EA.

Figure 5-148 shows how bytes are stored in memory as determined by the endian mode.




Figure 5-148. evstwwox Results in Big- and Little-Endian Modes

Implementation note: If the EA is not word aligned, an alignment exception occurs.

Freescale Semiconductor 5-241

## evsubfsmiaaw




#### evsubfsmiaaw

Vector Subtract Signed, Modulo, Integer to Accumulator Word

evsubfsmiaaw

rD,rA



```
// high rD_{0:31} \leftarrow ACC_{0:31} - rA_{0:31} // low rD_{32:63} \leftarrow ACC_{32:63} - rA_{32:63} // update accumulator ACC_{0:63} \leftarrow rD_{0:63}
```

Each word element in **r**A is subtracted from the corresponding element in the accumulator and the difference is placed into the corresponding **r**D word and into the accumulator, as shown in Figure 5-149.

Other registers altered: ACC




Figure 5-149. Vector Subtract Signed, Modulo, Integer to Accumulator Word (evsubfsmiaaw)

5-242 Freescale Semiconductor


#### evsubfssiaaw

SPE User

#### evsubfssiaaw

Vector Subtract Signed, Saturate, Integer to Accumulator Word

evsubfssiaaw rD,rA



```
// high  \begin{split} &\text{temp}_{0:63} \leftarrow \text{EXTS}\left(\text{ACC}_{0:31}\right) \text{ - EXTS}\left(\text{rA}_{0:31}\right) \\ &\text{ovh} \leftarrow \text{temp}_{31} \oplus \text{temp}_{32} \\ &\text{rD}_{0:31} \leftarrow \text{SATURATE}\left(\text{ovh, temp}_{31}, \ 0\text{x80000000}, \ 0\text{x7fffffff}, \ \text{temp}_{32:63}\right) \\ &\text{// low} \\ &\text{temp}_{0:63} \leftarrow \text{EXTS}\left(\text{ACC}_{32:63}\right) \text{ - EXTS}\left(\text{rA}_{32:63}\right) \\ &\text{ovl} \leftarrow \text{temp}_{31} \oplus \text{temp}_{32} \\ &\text{rD}_{32:63} \leftarrow \text{SATURATE}\left(\text{ovl, temp}_{31}, \ 0\text{x80000000}, \ 0\text{x7fffffff}, \ \text{temp}_{32:63}\right) \\ &\text{// update accumulator} \\ &\text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \\ &\text{SPEFSCR}_{\text{OVH}} \leftarrow \text{ovh} \\ &\text{SPEFSCR}_{\text{OVH}} \leftarrow \text{sol} \\ &\text{SPEFSCR}_{\text{SOVH}} \leftarrow \text{SPEFSCR}_{\text{SOVH}} \mid \text{ovh} \\ &\text{SPEFSCR}_{\text{SOV}} \leftarrow \text{SPEFSCR}_{\text{SOV}} \mid \text{ovl} \end{split}
```

Each signed integer word element in **r**A is sign-extended and subtracted from the corresponding sign-extended element in the accumulator, as shown in Figure 5-150, saturating if overflow occurs, and the results are placed in **r**D and the accumulator. Any overflow is recorded in the SPEFSCR overflow and summary overflow bits.

Other registers altered: SPEFSCR ACC




Figure 5-150. Vector Subtract Signed, Saturate, Integer to Accumulator Word (evsubfssiaaw)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

## evsubfumiaaw




#### evsubfumiaaw

Vector Subtract Unsigned, Modulo, Integer to Accumulator Word

evsubfumiaaw

rD,rA



```
// high rD_{0:31} \leftarrow ACC_{0:31} - rA_{0:31} // low rD_{32:63} \leftarrow ACC_{32:63} - rA_{32:63} // update accumulator ACC_{0:63} \leftarrow rD_{0:63}
```

Each unsigned integer word element in  $\mathbf{r}A$  is subtracted from the corresponding element in the accumulator and the results are placed in  $\mathbf{r}D$  and into the accumulator, as shown in Figure 5-151.

Other registers altered: ACC




Figure 5-151. Vector Subtract Unsigned, Modulo, Integer to Accumulator Word (evsubfumiaaw)

5-244 Freescale Semiconductor


#### evsubfusiaaw

SPE User

#### evsubfusiaaw

Vector Subtract Unsigned, Saturate, Integer to Accumulator Word

evsubfusiaaw rD,rA



```
// high  \begin{split} &\text{temp}_{0:63} \leftarrow \text{EXTZ} (\text{ACC}_{0:31}) - \text{EXTZ} (\text{rA}_{0:31}) \\ &\text{ovh} \leftarrow \text{temp}_{31} \\ &\text{rD}_{0:31} \leftarrow \text{SATURATE} (\text{ovh, temp}_{31}, 0\text{x}000000000, 0\text{x}000000000, temp}_{32:63}) \\ &\text{// low} \\ &\text{temp}_{0:63} \leftarrow \text{EXTS} (\text{ACC}_{32:63}) - \text{EXTS} (\text{rA}_{32:63}) \\ &\text{ovl} \leftarrow \text{temp}_{31} \\ &\text{rD}_{32:63} \leftarrow \text{SATURATE} (\text{ovl, temp}_{31}, 0\text{x}000000000, 0\text{x}00000000, temp}_{32:63}) \\ &\text{// update accumulator} \\ &\text{ACC}_{0:63} \leftarrow \text{rD}_{0:63} \\ &\text{SPEFSCR}_{\text{OVH}} \leftarrow \text{ovh} \\ &\text{SPEFSCR}_{\text{SOVH}} \leftarrow \text{SPEFSCR}_{\text{SOVH}} \mid \text{ovh} \\ &\text{SPEFSCR}_{\text{SOV}} \leftarrow \text{SPEFSCR}_{\text{SOV}} \mid \text{ovl} \end{split}
```

Each unsigned integer word element in  $\mathbf{r}A$  is zero-extended and subtracted from the corresponding zero-extended element in the accumulator, , as shown in Figure 5-152, saturating if underflow occurs, and the results are placed in  $\mathbf{r}D$  and the accumulator. Any underflow is recorded in the SPEFSCR overflow and summary overflow bits.

Other registers altered: SPEFSCR ACC




Figure 5-152. Vector Subtract Unsigned, Saturate, Integer to Accumulator Word (evsubfusiaaw)

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

Freescale Semiconductor 5-245

evsubfw SPE User evsubfw

Vector Subtract from Word

evsubfw rD,rA,rB



```
\begin{array}{lll} \text{rD}_{0:31} \leftarrow \text{rB}_{0:31} & - \text{rA}_{0:31} & // \text{ Modulo difference} \\ \text{rD}_{32:63} & \leftarrow \text{rB}_{32:63} & - \text{rA}_{32:63} & // \text{ Modulo difference} \\ \end{array}
```

Each signed integer element of **r**A is subtracted from the corresponding element of **r**B and the results are placed into **r**D, as shown in Figure 5-153.





Figure 5-153. Vector Subtract from Word (evsubfw)

5-246 Freescale Semiconductor

evsubifw evsubifw SPE User

Vector Subtract Immediate from Word



 $\begin{array}{l} {\rm rD_{0:31}} \leftarrow {\rm rB_{0:31}} \text{ - EXTZ(UIMM) // Modulo difference} \\ {\rm rD_{32:63}} \leftarrow {\rm rB_{32:63}} \text{ - EXTZ(UIMM) // Modulo difference} \end{array}$ 

UIMM is zero-extended and subtracted from both the high and low elements of rB. Note that the same value is subtracted from both elements of the register, as shown in Figure 5-154. UIMM is 5 bits.





Figure 5-154. Vector Subtract Immediate from Word (evsubifw)

Freescale Semiconductor 5-247

evxor SPE User evxor

Vector XOR

evxor rD,rA,rB



 $\begin{array}{l} {\rm rD_{0:31}} \leftarrow {\rm rA_{0:31}} \ \oplus \ {\rm rB_{0:31}} \ // \ {\rm Bitwise} \ {\rm XOR} \\ {\rm rD_{32:63}} \leftarrow {\rm rA_{32:63}} \ \oplus \ {\rm rB_{32:63}} // \ {\rm Bitwise} \ {\rm XOR} \end{array}$ 

Each element of rA and rB is exclusive-ORed. The results are placed in rD, as shown in Figure 5-155.




Figure 5-155. Vector XOR (evxor)

# Appendix A Embedded Floating-Point Results Summary

Table A-1 through Table A-8 summarize the results of various types of embedded floating-point operations on various combinations of input operands. Flag settings are performed on appropriate element flags. For all the tables the following annotation and general rules apply:

- \* denotes that this status flag is set based on the results of the calculation.
- \_Calc\_ denotes that the result is updated with the results of the computation.
- max denotes the maximum normalized number with the sign set to the computation [sign(operand A) XOR sign(operand B)].
- amax denotes the maximum normalized number with the sign set to the sign of Operand A.
- bmax denotes the maximum normalized number with the sign set to the sign of Operand B.
- pmax denotes the maximum normalized positive number. The encoding for single-precision is: 0x7F7FFFF. The encoding for double-precision is: 0x7FEFFFFF\_FFFFFFF.
- nmax denotes the maximum normalized negative number. The encoding for single-precision is: 0xFF7FFFF. The encoding for double-precision is: 0xFFEFFFFF\_FFFFFFF.
- pmin denotes the minimum normalized positive number. The encoding for single-precision is: 0x00800000. The encoding for double-precision is: 0x00100000\_00000000.
- nmin denotes the minimum normalized negative number. The encoding for single-precision is: 0x80800000. The encoding for double-precision is: 0x80100000\_000000000.
- Calculations that overflow or underflow saturate. Overflow for operations that have a floating-point result force the result to max. Underflow for operations that have a floating-point result force the result to zero. Overflow for operations that have a signed integer result force the result to 0x7FFFFFF (positive) or 0x80000000 (negative). Overflow for operations that have an unsigned integer result force the result to 0xFFFFFFFF (positive) or 0x00000000 (negative).
- I (superscript) denotes that the sign of the result is positive when the sign of Operand A and the sign of Operand B are different, for all rounding modes except round to minus infinity, where the sign of the result is then negative.
- <sup>2</sup> (superscript) denotes that the sign of the result is positive when the sign of Operand A and the sign of Operand B are the same, for all rounding modes except round to minus infinity, where the sign of the result is then negative.
- <sup>3</sup> (superscript) denotes that the sign for any multiply or divide is always the result of the operation [sign(Operand A) XOR sign(Operand B)].
- <sup>4</sup> (superscript) denotes that if an overflow is detected, the result may be saturated.

Table A-1. Embedded Floating-Point Results Summary—Add, Sub, Mul, Div

Operation	Operand A	Operand B	Result	FINV	FOVF	FUNF	FDBZ	FINX
			Add					
Add	∞	∞	amax	1	0	0	0	0
Add	∞	NaN	amax	1	0	0	0	0

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

Freescale Semiconductor A-1

Table A-1. Embedded Floating-Point Results Summary—Add, Sub, Mul, Div (continued)

Operation	Operand A	Operand B	Result	FINV	FOVF	FUNF	FDBZ	FINX
Add	8	denorm	amax	1	0	0	0	0
Add	8	zero	amax	1	0	0	0	0
Add	8	Norm	amax	1	0	0	0	0
Add	NaN	8	amax	1	0	0	0	0
Add	NaN	NaN	amax	1	0	0	0	0
Add	NaN	denorm	amax	1	0	0	0	0
Add	NaN	zero	amax	1	0	0	0	0
Add	NaN	norm	amax	1	0	0	0	0
Add	denorm	8	bmax	1	0	0	0	0
Add	denorm	NaN	bmax	1	0	0	0	0
Add	denorm	denorm	zero <sup>1</sup>	1	0	0	0	0
Add	denorm	zero	zero <sup>1</sup>	1	0	0	0	0
Add	denorm	norm	operand_b <sup>4</sup>	1	0	0	0	0
Add	zero	8	bmax	1	0	0	0	0
Add	zero	NaN	bmax	1	0	0	0	0
Add	zero	denorm	zero <sup>1</sup>	1	0	0	0	0
Add	zero	zero	zero <sup>1</sup>	0	0	0	0	0
Add	zero	norm	operand_b <sup>4</sup>	0	0	0	0	0
Add	norm	8	bmax	1	0	0	0	0
Add	norm	NaN	bmax	1	0	0	0	0
Add	norm	denorm	operand_a <sup>4</sup>	1	0	0	0	0
Add	norm	zero	operand_a <sup>4</sup>	0	0	0	0	0
Add	norm	norm	_Calc_	0	*	*	0	*
			Subtract					
Sub	∞	∞	amax	1	0	0	0	0
Sub	∞	NaN	amax	1	0	0	0	0
Sub	8	denorm	amax	1	0	0	0	0
Sub	8	zero	amax	1	0	0	0	0
Sub	8	Norm	amax	1	0	0	0	0
Sub	NaN	8	amax	1	0	0	0	0
Sub	NaN	NaN	amax	1	0	0	0	0
Sub	NaN	denorm	amax	1	0	0	0	0
Sub	NaN	zero	amax	1	0	0	0	0

A-2 Freescale Semiconductor

Table A-1. Embedded Floating-Point Results Summary—Add, Sub, Mul, Div (continued)

Operation	Operand A	Operand B	Result	FINV	FOVF	FUNF	FDBZ	FINX
Sub	NaN	norm	amax	1	0	0	0	0
Sub	denorm	∞	-bmax	1	0	0	0	0
Sub	denorm	NaN	-bmax	1	0	0	0	0
Sub	denorm	denorm	zero <sup>2</sup>	1	0	0	0	0
Sub	denorm	zero	zero <sup>2</sup>	1	0	0	0	0
Sub	denorm	norm	-operand_b <sup>4</sup>	1	0	0	0	0
Sub	zero	∞	-bmax	1	0	0	0	0
Sub	zero	NaN	-bmax	1	0	0	0	0
Sub	zero	denorm	zero <sup>2</sup>	1	0	0	0	0
Sub	zero	zero	zero <sup>2</sup>	0	0	0	0	0
Sub	zero	norm	-operand_b <sup>4</sup>	0	0	0	0	0
Sub	norm	∞	-bmax	1	0	0	0	0
Sub	norm	NaN	-bmax	1	0	0	0	0
Sub	norm	denorm	operand_a <sup>4</sup>	1	0	0	0	0
Sub	norm	zero	operand_a <sup>4</sup>	0	0	0	0	0
Sub	norm	norm	_Calc_	0	*	*	0	*
			Multiply <sup>3</sup>		•	•	•	
Mul	~	∞	max	1	0	0	0	0
Mul	~	NaN	max	1	0	0	0	0
Mul	~	denorm	zero	1	0	0	0	0
Mul	~	zero	zero	1	0	0	0	0
Mul	~	Norm	max	1	0	0	0	0
Mul	NaN	∞	max	1	0	0	0	0
Mul	NaN	NaN	max	1	0	0	0	0
Mul	NaN	denorm	zero	1	0	0	0	0
Mul	NaN	zero	zero	1	0	0	0	0
Mul	NaN	norm	max	1	0	0	0	0
Mul	denorm	∞	zero	1	0	0	0	0
Mul	denorm	NaN	zero	1	0	0	0	0
Mul	denorm	denorm	zero	1	0	0	0	0
Mul	denorm	zero	zero	1	0	0	0	0
Mul	denorm	norm	zero	1	0	0	0	0
Mul	zero	∞	zero	1	0	0	0	0
	•				•			

Freescale Semiconductor A-3

Table A-1. Embedded Floating-Point Results Summary—Add, Sub, Mul, Div (continued)

Operation	Operand A	Operand B	Result	FINV	FOVF	FUNF	FDBZ	FINX
Mul	zero	NaN	zero	1	0	0	0	0
Mul	zero	denorm	zero	1	0	0	0	0
Mul	zero	zero	zero	0	0	0	0	0
Mul	zero	norm	zero	0	0	0	0	0
Mul	norm	∞	max	1	0	0	0	0
Mul	norm	NaN	max	1	0	0	0	0
Mul	norm	denorm	zero	1	0	0	0	0
Mul	norm	zero	zero	0	0	0	0	0
Mul	norm	norm	_Calc_	0	*	*	0	*
			Divide <sup>3</sup>	•		•	•	
Div	∞	∞	zero	1	0	0	0	0
Div	∞	NaN	zero	1	0	0	0	0
Div	∞	denorm	max	1	0	0	0	0
Div	∞	zero	max	1	0	0	0	0
Div	∞	Norm	max	1	0	0	0	0
Div	NaN	∞	zero	1	0	0	0	0
Div	NaN	NaN	zero	1	0	0	0	0
Div	NaN	denorm	max	1	0	0	0	0
Div	NaN	zero	max	1	0	0	0	0
Div	NaN	norm	max	1	0	0	0	0
Div	denorm	8	zero	1	0	0	0	0
Div	denorm	NaN	zero	1	0	0	0	0
Div	denorm	denorm	max	1	0	0	0	0
Div	denorm	zero	max	1	0	0	0	0
Div	denorm	norm	zero	1	0	0	0	0
Div	zero	∞	zero	1	0	0	0	0
Div	zero	NaN	zero	1	0	0	0	0
Div	zero	denorm	max	1	0	0	0	0
Div	zero	zero	max	1	0	0	0	0
Div	zero	norm	zero	0	0	0	0	0
Div	norm	∞	zero	1	0	0	0	0
Div	norm	NaN	zero	1	0	0	0	0
Div	norm	denorm	max	1	0	0	0	0

A-4 Freescale Semiconductor

Table A-1. Embedded Floating-Point Results Summary—Add, Sub, Mul, Div (continued)

Operation	Operand A	Operand B	Result	FINV	FOVF	FUNF	FDBZ	FINX
Div	norm	zero	max	0	0	0	1	0
Div	norm	norm	_Calc_	0	*	*	0	*

Table A-2. Embedded Floating-Point Results Summary—Single Convert from Double

Operand B	efscfd result	FINV	FOVF	FUNF	FDBZ	FINX
+∞	pmax	1	0	0	0	0
-∞	nmax	1	0	0	0	0
+NaN	pmax	1	0	0	0	0
-NaN	nmax	1	0	0	0	0
+denorm	+zero	1	0	0	0	0
-denorm	-zero	1	0	0	0	0
+zero	+zero	0	0	0	0	0
-zero	-zero	0	0	0	0	0
norm	_Calc_	0	*	*	0	*

Table A-3. Embedded Floating-Point Results Summary—Double Convert from Single

Operand B	efdcfs result	FINV	FOVF	FUNF	FDBZ	FINX
+∞	pmax	1	0	0	0	0
-∞	nmax	1	0	0	0	0
+NaN	pmax	1	0	0	0	0
-NaN	nmax	1	0	0	0	0
+denorm	+zero	1	0	0	0	0
-denorm	-zero	1	0	0	0	0
+zero	+zero	0	0	0	0	0
-zero	-zero	0	0	0	0	0
norm	_Calc_	0	0	0	0	0

Freescale Semiconductor A-5

Table A-4. Embedded Floating-Point Results Summary—Convert to Unsigned

Operand B	Integer Result:ctui[d][z]	Fractional Result: ctuf	FINV	FOVF	FUNF	FDBZ	FINX
+∞	0xFFFF_FFFF 0xFFFF_FFFF_FFFF	0x7FFF_FFFF	1	0	0	0	0
-∞	0	0	1	0	0	0	0
+NaN	0	0	1	0	0	0	0
-NaN	0	0	1	0	0	0	0
denorm	0	0	1	0	0	0	0
zero	0	0	0	0	0	0	0
+norm	_Calc_	_Calc_	*	0	0	0	*
-norm	_Calc_	_Calc_	*	0	0	0	*

Table A-5. Embedded Floating-Point Results Summary—Convert to Signed

Operand B	Integer Result ctsi[d][z]	Fractional Result ctsf	FINV	FOVF	FUNF	FDBZ	FINX
+∞	0x7FFF_FFFF 0x7FFF_FFFF_FFFF	0x7FFF_FFFF	1	0	0	0	0
-∞	0x8000_0000 0x8000_0000_0000_0000	0x8000_0000	1	0	0	0	0
+NaN	0	0	1	0	0	0	0
-NaN	0	0	1	0	0	0	0
denorm	0	0	1	0	0	0	0
zero	0	0	0	0	0	0	0
+norm	_Calc_	_Calc_	*	0	0	0	*
-norm	_Calc_	_Calc_	*	0	0	0	*

Table A-6. Results Summary—Convert from Unsigned

Operand B	Integer Source: cfui	Fractional Source: cfuf	FINV	FOVF	FUNF	FDBZ	FINX
zero	zero	zero	0	0	0	0	0
norm	_Calc_	_Calc_	0	0	0	0	*

A-6 Freescale Semiconductor

Table A-7. Embedded Floating-Point Results Summary—Convert from Signed

Operand B	Integer Source: cfsi	Fractional Source: cfsf	FINV	FOVF	FUNF	FDBZ	FINX
zero	zero	zero	0	0	0	0	0
norm	_Calc_	_Calc_	0	0	0	0	*

Table A-8. Embedded Floating-Point Results Summary—\*abs, \*nabs, \*neg

Operand A	*abs	*nabs	*neg	FINV	FOVF	FUNF	FDBZ	FINX
+∞	pmax   +∞	nmax I -∞	-amax I -∞	1	0	0	0	0
-∞	pmax   +∞	nmax I -∞	-amax   +∞	1	0	0	0	0
+NaN	pmax   NaN	nmax   -NaN	-amax   -NaN	1	0	0	0	0
-NaN	pmax   NaN	nmax   -NaN	-amax   +NaN	1	0	0	0	0
+denorm	+zero   +denorm	-zero I -denorm	-zero   -denorm	1	0	0	0	0
-denorm	+zero   +denorm	-zero I -denorm	+zero   +denorm	1	0	0	0	0
+zero	+zero	-zero	-zero	0	0	0	0	0
-zero	+zero	-zero	+zero	0	0	0	0	0
+norm	+norm	-norm	-norm	0	0	0	0	0
-norm	+norm	-norm	+norm	0	0	0	0	0

Freescale Semiconductor A-7



A-8 Freescale Semiconductor

# Appendix B SPE and Embedded Floating-Point Opcode Listings

This appendix lists SPE and embedded floating-point instructions as follows:

- Table B-1 lists opcodes alphabetically by mnemonic. Simplified mnemonics for SPE and embedded floating-point instructions are listed in this table with their standard instruction equivalents.
- Table B-2 lists opcodes in numerical order, showing both the decimal and the hexadecimal value for the primary opcodes.
- Table B-3 lists opcodes by form, showing the opcodes in binary.

# **B.1** Instructions (Binary) by Mnemonic

Table B-1 lists instructions by mnemonic.

Table B-1. Instructions (Binary) by Mnemonic

brinc         0         0         1         0         rD         rA         rB         0         1         0         0         1         1         1         EVX brinc           efdabs         0         0         0         0         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0	Mnemonic	0	1	2	3	4	5	6 7	8	9 1	0 11	12	13 1	4 15	16 17	18 19	20 2	21	22	23	24	25	26	27	28	29	30	31	Form	Mnemonic
efdadd         0 0 0 1 0 0 rD         rA         rB         0 1 0 1 1 1 0 0 0 0 0 0         rB         0 1 0 1 1 1 0 0 0 0 0 0         rB         EFX efdadd           efdcfsf         0 0 0 1 0 0 rD         III         rB         0 1 0 1 1 1 1 0 0 1 1 1 1 1 0 0 1 1 1 1	brinc	0	0	0	1	0	0		rD				rA		I	rB		0	1	0	0	0	0	0	1	1	1	1	EVX	brinc
efdcfs         0 0 0 1 0 0 1 0 0 rD         rD         0 0 0 0 0 0 rB         0 1 0 1 1 1 0 1 1 1 0 1 1 1 1 EFX efdcfs           efdcfsf         0 0 0 1 0 0 1 0 0 rD         ////////////////////////////////////	efdabs	0	0	0	1	0	0		rD				rA			///		0	1	0	1	1	1	0	0	1	0	0	EFX	efdabs
efdcfsf         0 0 0 1 0 0 rD         ///         rB         0 1 0 1 1 1 1 1 0 0 1 1         EFX efdcfsf           efdcfsi         0 0 0 1 0 0 rD         ///         rB         0 1 0 1 1 1 1 1 0 0 0 1         EFX efdcfsi           efdcfuf         0 0 0 1 0 0 rD         ///         rB         0 1 0 1 1 1 1 1 0 0 0 0         EFX efdcfuf           efdcfui         0 0 0 1 0 0 rD         ///         rB         0 1 0 1 1 1 1 0 0 0 0         EFX efdcfuf           efdcmpeq         0 0 0 1 0 0 crfD         //         rA         rB         0 1 0 1 1 1 1 0 0 1 1 0         EFX efdcmpeq           efdcmpgt         0 0 0 1 0 0 crfD         //         rA         rB         0 1 0 1 1 1 0 0 1 1 0         EFX efdcmpeq           efdcmplt         0 0 0 1 0 0 crfD         //         rA         rB         0 1 0 1 1 1 0 0 1 1 0         EFX efdcmpet           efdctsf         0 0 0 1 0 0 crfD         //         rA         rB         0 1 0 1 1 1 0 0 1 1 0         EFX efdcmptt	efdadd	0	0	0	1	0	0		rD				rA		I	rB		0	1	0	1	1	1	0	0	0	0	0	EFX	efdadd
efdcfsi         0 0 0 1 0 0 rD         ///         rB         0 1 0 1 1 1 1 1 0 0 0 1         EFX efdcfsi           efdcfuf         0 0 0 1 0 0 rD         ///         rB         0 1 0 1 1 1 1 1 0 0 0 1         CFX efdcfuf           efdcfui         0 0 0 1 0 0 rD         ///         rB         0 1 0 1 1 1 1 0 0 0 0         CFX efdcfuf           efdcmpeq         0 0 0 1 0 0 rdD         //         rA         rB         0 1 0 1 1 1 0 1 1 0 0 1 1 0 0         EFX efdcmpeq           efdcmpgt         0 0 0 1 0 0 rdD         //         rA         rB         0 1 0 1 1 1 0 1 1 0 1 1 0 0         EFX efdcmpeq           efdcmplt         0 0 0 1 0 0 rdD         //         rA         rB         0 1 0 1 1 1 0 1 1 0 1 1 0 1         EFX efdcmplt           efdctsf         0 0 0 1 0 0 rdD         //         rB         0 1 0 1 1 1 1 0 1 1 0 1 1 1 1 EFX efdctsf	efdcfs	0	0	0	1	0	0		rD		0	0	0 0	0	I	rB		0	1	0	1	1	1	0	1	1	1	1	EFX	efdcfs
efdcfuf         0 0 0 1 0 0 rD         ///         rB         0 1 0 1 1 1 1 1 0 0 1 0         EFX efdcfuf           efdcfui         0 0 0 1 0 0 rD         ///         rB         0 1 0 1 1 1 1 0 0 0 0         EFX efdcfuf           efdcmpeq         0 0 0 1 0 0 crfD         //         rA         rB         0 1 0 1 1 1 0 0 1 1 0 0         EFX efdcmpeq           efdcmpgt         0 0 0 1 0 0 crfD         //         rA         rB         0 1 0 1 1 1 0 0 1 1 0 0         EFX efdcmpeq           efdcmplt         0 0 0 1 0 0 crfD         //         rA         rB         0 1 0 1 1 1 0 0 1 0 0         EFX efdcmpgt           efdctsf         0 0 0 1 0 0 rD         ///         rB         0 1 0 1 1 1 0 0 1 1 0 1         EFX efdctsf	efdcfsf	0	0	0	1	0	0		rD				///		1	rB		0	1	0	1	1	1	1	0	0	1	1	EFX	efdcfsf
efdcfui         0         0         0         rD         ///         rB         0         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 <th< th=""><th>efdcfsi</th><th>0</th><th>0</th><th>0</th><th>1</th><th>0</th><th>0</th><th></th><th>rD</th><th></th><th></th><th></th><th>///</th><th></th><th>1</th><th>rB</th><th></th><th>0</th><th>1</th><th>0</th><th>1</th><th>1</th><th>1</th><th>1</th><th>0</th><th>0</th><th>0</th><th>1</th><th>EFX</th><th>efdcfsi</th></th<>	efdcfsi	0	0	0	1	0	0		rD				///		1	rB		0	1	0	1	1	1	1	0	0	0	1	EFX	efdcfsi
efdcmpeq         0 0 0 1 0 0 crfD         / / rA         rB         0 1 0 1 1 1 0 1 1 0 0 1 1 1 0 0         EFX efdcmpeq           efdcmpgt         0 0 0 1 0 0 crfD         / / rA         rB         0 1 0 1 1 1 0 1 1 0 1 1 0 0         EFX efdcmpgt           efdcmplt         0 0 0 1 0 0 crfD         / / rA         rB         0 1 0 1 1 1 0 1 1 0 1 1 0 1         EFX efdcmpgt           efdctsf         0 0 0 1 0 0 rD         /// rB         0 1 0 1 1 1 1 0 1 1 1 0 1 1 1         EFX efdctsf           efdctsi         0 0 0 1 0 0 rD         /// rB         0 1 0 1 1 1 1 1 0 1 0 1         EFX efdctsf	efdcfuf	0	0	0	1	0	0		rD				///		1	rB		0	1	0	1	1	1	1	0	0	1	0	EFX	efdcfuf
efdcmpgt         0 0 0 1 0 0 crfD         / / rA         rB         0 1 0 1 1 1 0 1 1 0 0         EFX efdcmpgt           efdcmplt         0 0 0 1 0 0 crfD         / / rA         rB         0 1 0 1 1 1 0 1 1 0 1         EFX efdcmpgt           efdctsf         0 0 0 1 0 0 rD         /// rB         0 1 0 1 1 1 1 0 1 1 1         EFX efdcmplt           efdctsi         0 0 0 1 0 0 rD         /// rB         0 1 0 1 1 1 1 0 1 0 1         EFX efdctsf	efdcfui	0	0	0	1	0	0		rD				///		ļ	rB		0	1	0	1	1	1	1	0	0	0	0	EFX	efdcfui
efdcmplt         0 0 0 1 0 0 crfD         / / rA         rB         0 1 0 1 1 1 0 1 1 0 1         EFX efdcmplt           efdctsf         0 0 0 1 0 0 rD         /// rB         0 1 0 1 1 1 1 0 1 1 1         EFX efdctsf           efdctsi         0 0 0 1 0 0 rD         /// rB         0 1 0 1 1 1 1 0 1 0 1         EFX efdctsf	efdcmpeq	0	0	0	1	0	0	crfE	)	/ /			rA		I	rB		0	1	0	1	1	1	0	1	1	1	0	EFX	efdcmpeq
efdctsf         0 0 0 1 0 0         rD         ///         rB         0 1 0 1 1 1 1 0 1 1 1         EFX efdctsf           efdctsi         0 0 0 1 0 0         rD         ///         rB         0 1 0 1 1 1 1 0 1 0 1         EFX efdctsi	efdcmpgt	0	0	0	1	0	0	crfE	)	/ /			rA		I	rB		0	1	0	1	1	1	0	1	1	0	0	EFX	efdcmpgt
efdctsi	efdcmplt	0	0	0	1	0	0	crfE	)	/ /			rA		I	rB		0	1	0	1	1	1	0	1	1	0	1	EFX	efdcmplt
	efdctsf	0	0	0	1	0	0		rD				///		I	rB		0	1	0	1	1	1	1	0	1	1	1	EFX	efdctsf
efdctsiz         0 0 0 1 0 0         rD         ///         rB         0 1 0 1 1 1 1 1 0 1 0         EFX efdctsiz	efdctsi	0	0	0	1	0	0		rD				///		I	rB		0	1	0	1	1	1	1	0	1	0	1	EFX	efdctsi
	efdctsiz	0	0	0	1	0	0		rD				///		!	rB		0	1	0	1	1	1	1	1	0	1	0	EFX	efdctsiz

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

Freescale Semiconductor B-1

Table B-1. Instructions (Binary) by Mnemonic

Mnemonic	0	1	2	3	4	5	6 7	8	9 10	11	12 13	3 14 15	16 17	18 19	20 21	1 2	2 2	23	24 :	25	26	27	28	29	30	31	Form	Mnemonic
efdctuf	0	0	0	1	0	0		rD			///	/		rB	0	) .	1	0	1	1	1	1	0	1	1	0	EFX	efdctuf
efdctui	0	0	0	1	0	0		rD			///	/		rB	0	) .	1	0	1	1	1	1	0	1	0	0	EFX	efdctui
efdctuiz	0	0	0	1	0	0		rD			///	/		rB	0	)	1	0	1	1	1	1	1	0	0	0	EFX	efdctuiz
efddiv	0	0	0	1	0	0		rD			r/	A		rB	0	)	1	0	1	1	1	0	1	0	0	1	EFX	efddiv
efdmul	0	0	0	1	0	0		rD			r/	A		rB	0	)	1	0	1	1	1	0	1	0	0	0	EFX	efdmul
efdnabs	0	0	0	1	0	0		rD			r/	4		///	0	) .	1	0	1	1	1	0	0	1	0	1	EFX	efdnabs
efdneg	0	0	0	1	0	0		rD			r/	4		///	0	) .	1	0	1	1	1	0	0	1	1	0	EFX	efdneg
efdsub	0	0	0	1	0	0		rD			r/	4		rB	0	) .	1	0	1	1	1	0	0	0	0	1	EFX	efdsub
efdtsteq	0	0	0	1	0	0	crf	D	/ /		r/	4		rB	0	)	1	0	1	1	1	1	1	1	1	0	EFX	efdtsteq
efdtstgt	0	0	0	1	0	0	crf	D	/ /		r/	4		rB	0	)	1	0	1	1	1	1	1	1	0	0	EFX	efdtstgt
efdtstlt	0	0	0	1	0	0	crf	D	/ /		r/	A		rB	0	) .	1	0	1	1	1	1	1	1	0	1	EFX	efdtstlt
efsabs	0	0	0	1	0	0		rD			r/	A		///	0	) .	1	0	1	1	0	0	0	1	0	0	EFX	efsabs
efsadd	0	0	0	1	0	0		rD			r/	A		rB	0	) .	1	0	1	1	0	0	0	0	0	0	EFX	efsadd
efscfd	0	0	0	1	0	0		rD		0	0 0	0 0		rB	0	) .	1	0	1	1	0	0	1	1	1	1	EFX	efscfd
efscfsf	0	0	0	1	0	0		rD			//.	/		rB	0	) .	1	0	1	1	0	1	0	0	1	1	EFX	efscfsf
efscfsi	0	0	0	1	0	0		rD			//.	/		rB	0	) .	1	0	1	1	0	1	0	0	0	1	EFX	efscfsi
efscfuf	0	0	0	1	0	0		rD			//.	/		rB	0	) .	1	0	1	1	0	1	0	0	1	0	EFX	efscfuf
efscfui	0	0	0	1	0	0		rD			//.	/		rB	0	) .	1	0	1	1	0	1	0	0	0	0	EFX	efscfui
efscmpeq	0	0	0	1	0	0	crf	D	/ /		r/	A		rB	0	) .	1	0	1	1	0	0	1	1	1	0	EFX	efscmpeq
efscmpgt	0	0	0	1	0	0	crf	D	/ /		r/	4		rB	0	) .	1	0	1	1	0	0	1	1	0	0	EFX	efscmpgt
efscmplt	0	0	0	1	0	0	crf	D	/ /		r <i>A</i>	A		rB	0	) .	1	0	1	1	0	0	1	1	0	1	EFX	efscmplt
efsctsf	0	0	0	1	0	0		rD			///	/		rB	0	) .	1	0	1	1	0	1	0	1	1	1	EFX	efsctsf
efsctsi	0	0	0	1	0	0		rD			///	/		rB	0	) .	1	0	1	1	0	1	0	1	0	1	EFX	efsctsi
efsctsiz								rD			///	/		rB	0	)	1	0	1	1	0	1	1	0	1	0	EFX	efsctsiz
efsctuf	0	0	0	1	0	0		rD			//	/		rB	0	) .	1	0	1	1	0	1	0	1	1	0	EFX	efsctuf
efsctui								rD			//.	/		rB	0	) .	1	0	1	1	0	1	0	1	0	0	EFX	efsctui
efsctuiz								rD			//.	/		rB	0	) .	1	0	1	1	0	1	1	0	0	0	EFX	efsctuiz
efsdiv								rD			r <i>F</i>	4		rB	0	) .	1	0	1	1	0	0	1	0	0	1	EFX	efsdiv
efsmul	0	0	0	1	0	0		rD			r <i>F</i>	4		rB	0	) .	1	0	1	1	0	0	1	0	0	0	EFX	efsmul
efsnabs								rD			r/	4		///											0		EFX	efsnabs
efsneg					_			rD			r/	4		///											1		EFX	efsneg
efssub								rD			r <i>F</i>	4		rB	0	) .	1	0	1	1	0	0	0	0	0	1	EFX	efssub
efststeq	0	0	0	1	0	0	crf	fD	/ /		r <i>A</i>	<b>A</b>		rB	0	) .	1	0	1	1	0	1	1	1	1	0	EFX	efststeq

B-2 Freescale Semiconductor

Table B-1. Instructions (Binary) by Mnemonic

Mnemonic	0 1 2 3 4 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30 31	Form Mnemonic
efststgt	0 0 0 1 0 0	crfD / /	rA	rB	0 1 0 1 1 0 1 1 1 0 0	EFX efststgt
efststlt	0 0 0 1 0 0	crfD / /	rA	rB	0 1 0 1 1 0 1 1 1 0 1	EFX efststlt
evabs	0 0 0 1 0 0	rD	rA	///	0 1 0 0 0 0 0 1 0 0 0	EVX evabs
evaddiw	0 0 0 1 0 0	rD	UIMM	rB	0 1 0 0 0 0 0 0 1 0	EVX evaddiw
evaddsmiaaw	0 0 0 1 0 0	rD	rA	///	1 0 0 1 1 0 0 1 0 0 1	EVX evaddsmiaaw
evaddssiaaw	0 0 0 1 0 0	rD	rA	///	1 0 0 1 1 0 0 0 0 0 1	EVX evaddssiaaw
evaddumiaaw	0 0 0 1 0 0	rD	rA	///	1 0 0 1 1 0 0 1 0 0 0	EVX evaddumiaaw
evaddusiaaw	0 0 0 1 0 0	rD	rA	///	1 0 0 1 1 0 0 0 0 0 0	EVX evaddusiaaw
evaddw	0 0 0 1 0 0	rD	rA	rB	0 1 0 0 0 0 0 0 0 0 0	EVX evaddw
evand	0 0 0 1 0 0	rD	rA	rB	0 1 0 0 0 0 1 0 0 0 1	EVX evand
evandc	0 0 0 1 0 0	rD	rA	rB	0 1 0 0 0 0 1 0 0 1 0	EVX evandc
evcmpeq	0 0 0 1 0 0	crfD / /	rA	rB	0 1 0 0 0 1 1 0 1 0 0	EVX evcmpeq
evcmpgts	0 0 0 1 0 0	crfD / /	rA	rB	0 1 0 0 0 1 1 0 0 0 1	EVX evcmpgts
evcmpgtu	0 0 0 1 0 0	crfD / /	rA	rB	0 1 0 0 0 1 1 0 0 0 0	EVX evcmpgtu
evcmplts	0 0 0 1 0 0	crfD / /	rA	rB	0 1 0 0 0 1 1 0 0 1 1	EVX evcmplts
evcmpltu	0 0 0 1 0 0	crfD / /	rA	rB	0 1 0 0 0 1 1 0 0 1 0	EVX evcmpltu
evcntlsw	0 0 0 1 0 0	rD	rA	///	0 1 0 0 0 0 0 1 1 1 0	EVX evcntlsw
evcntlzw	0 0 0 1 0 0	rD	rA	///	0 1 0 0 0 0 0 1 1 0 1	EVX evcntlzw
evdivws	0 0 0 1 0 0	rD	rA	rB	1 0 0 1 1 0 0 0 1 1 0	EVX evdivws
evdivwu	0 0 0 1 0 0	rD	rA	rB	1 0 0 1 1 0 0 0 1 1 1	EVX evdivwu
eveqv	0 0 0 1 0 0	rD	rA	rB	0 1 0 0 0 0 1 1 0 0 1	EVX eveqv
evextsb	0 0 0 1 0 0	rD	rA	///	0 1 0 0 0 0 0 1 0 1 0	EVX evextsb
evextsh	0 0 0 1 0 0	rD	rA	///	0 1 0 0 0 0 0 1 0 1 1	EVX evextsh
evfsabs	0 0 0 1 0 0	rD	rA	///	0 1 0 1 0 0 0 0 1 0 0	EVX evfsabs
evfsadd	0 0 0 1 0 0	rD	rA	rB	0 1 0 1 0 0 0 0 0 0 0	EVX evfsadd
evfscfsf	0 0 0 1 0 0	rD	///	rB	0 1 0 1 0 0 1 0 0 1 1	EVX evfscfsf
evfscfsi	0 0 0 1 0 0	rD	///	rB	0 1 0 1 0 0 1 0 0 0 1	EVX evfscfsi
evfscfuf	0 0 0 1 0 0	rD	///	rB	0 1 0 1 0 0 1 0 0 1 0	EVX evfscfuf
evfscfui	0 0 0 1 0 0	rD	///	rB	0 1 0 1 0 0 1 0 0 0 0	EVX evfscfui
evfscmpeq	0 0 0 1 0 0	crfD / /	rA	rB	0 1 0 1 0 0 0 1 1 1 0	EVX evfscmpeq
evfscmpgt	0 0 0 1 0 0	crfD / /	rA	rB	0 1 0 1 0 0 0 1 1 0 0	EVX evfscmpgt
evfscmplt	0 0 0 1 0 0	crfD / /	rA	rB	0 1 0 1 0 0 0 1 1 0 1	EVX evfscmplt
evfsctsf	0 0 0 1 0 0	rD	///	rB	0 1 0 1 0 0 1 0 1 1 1	EVX evfsctsf

Table B-1. Instructions (Binary) by Mnemonic

Mnemonic	0 1	2 3	4 5	6 7 8	9 10	11 12 13 14 15	16 17 18 19 20	21 2	2 23	24	25 2	6 27	28 2	29 30	31	Form	Mnemonic
evfsctsi	0 0	0 1	0 0	rD		///	rB	0 1	1 0	1	0 (	0 1	0	1 0	1	EVX	evfsctsi
evfsctsiz	0 0	0 1	0 0	rD		///	rB	0 1	I 0	1	0 (	0 1	1	0 1	0	EVX	evfsctsiz
evfsctuf	0 0	0 1	0 0	rD		///	rB	0 1	I 0	1	0 (	0 1	0	1 1	0	EVX	evfsctuf
evfsctui	0 0	0 1	0 0	rD		///	rB	0 1	I 0	1	0 (	0 1	0	1 0	0	EVX	evfsctui
evfsctuiz	0 0	0 1	0 0	rD		///	rB	0 1	1 0	1	0 (	) 1	1	0 0	0	EVX	evfsctuiz
evfsdiv	0 0	0 1	0 0	rD		rA	rB	0 1	1 0	1	0 (	0 0	1	0 0	1	EVX	evfsdiv
evfsmul	0 0	0 1	0 0	rD		rA	rB	0 1	1 0	1	0 (	0 0	1	0 0	0	EVX	evfsmul
evfsnabs	0 0	0 1	0 0	rD		rA	///	0 1	1 0	1	0 (	0 0	0	1 0	1	EVX	evfsnabs
evfsneg	0 0	0 1	0 0	rD		rA	///	0 1	1 0	1	0 (	0 0	0	1 1	0	EVX	evfsneg
evfssub	0 0	0 1	0 0	rD		rA	rB	0 1	I 0	1	0 (	0 0	0	0 0	1	EVX	evfssub
evfststeq	0 0	0 1	0 0	crfD	/ /	rA	rB	0 1	I 0	1	0 (	0 1	1	1 1	0	EVX	evfststeq
evfststgt	0 0	0 1	0 0	crfD	/ /	rA	rB	0 1	I 0	1	0 (	0 1	1	1 0	0	EVX	evfststgt
evfststlt	0 0	0 1	0 0	crfD	/ /	rA	rB	0 1	I 0	1	0 (	0 1	1	1 0	1	EVX	evfststlt
evidd	0 0	0 1	0 0	rD		rA	UIMM <sup>1</sup>	0 1	l 1	0	0 (	0 0	0	0 0	1	EVX	evldd
evlddx	0 0	0 1	0 0	rD		rA	rB	0 1	l 1	0	0 (	0 0	0	0 0	0	EVX	evlddx
evldh	0 0	0 1	0 0	rD		rA	UIMM <sup>1</sup>	0 1	l 1	0	0 (	0 0	0	1 0	1	EVX	evldh
evldhx	0 0	0 1	0 0	rD		rA	rB	0 1	l 1	0	0 (	0 0	0	1 0	0	EVX	evldhx
evldw	0 0	0 1	0 0	rD		rA	UIMM <sup>1</sup>	0 1	l 1	0	0 (	0 0	0	0 1	1	EVX	evldw
evldwx	0 0	0 1	0 0	rD		rA	rB	0 1	l 1	0	0 (	0 0	0	0 1	0	EVX	evldwx
evlhhesplat	0 0	0 1	0 0	rD		rA	UIMM <sup>2</sup>	0 1	1 1	0	0 (	0 0	1	0 0	1	EVX	evlhhesplat
evlhhesplatx	0 0	0 1	0 0	rD		rA	rB	0 1	1 1	0	0 (	0 0	1	0 0	0	EVX	evlhhesplatx
evlhhossplat	0 0	0 1	0 0	rD		rA	UIMM <sup>2</sup>	0 1	1 1	0	0 (	0 0	1	1 1	1	EVX	evlhhossplat
evlhhossplatx	0 0	0 1	0 0	rD		rA	rB	0 1	1 1	0	0 (	0 0	1	1 1	0	EVX	evlhhossplatx
evihhousplat	0 0	0 1	0 0	rD		rA	UIMM <sup>2</sup>	0 1	1 1	0	0 (	0 0	1	1 0	1	EVX	evlhhousplat
evlhhousplatx	0 0	0 1	0 0	rD		rA	rB	0 1	l 1	0	0 (	0 0	1	1 0	0	EVX	evlhhousplatx
evlwhe	0 0	0 1	0 0	rD		rA	UIMM <sup>3</sup>	0 1	1 1	0	0 (	0 1	0	0 0	1	EVX	evlwhe
evlwhex	0 0	0 1	0 0	rD		rA	rB	0 1	1 1	0	0 (	0 1	0	0 0	0	EVX	evlwhex
evlwhos	0 0	0 1	0 0	rD		rA	UIMM <sup>3</sup>	0 1	1 1	0	0 (	0 1	0	1 1	1	EVX	evlwhos
evlwhosx	0 0	0 1	0 0	rD		rA	rB	0 1	1 1	0	0 (	0 1	0	1 1	0	EVX	evlwhosx
evlwhou	0 0	0 1	0 0	rD		rA	UIMM <sup>3</sup>	0 1	l 1	0	0 (	) 1	0	1 0	1	EVX	evlwhou
evlwhoux	0 0	0 1	0 0	rD		rA	rB	0 1	1 1	0	0 (	0 1	0	1 0	0	EVX	evlwhoux
evlwhsplat				rD		rA	UIMM <sup>3</sup>	0 1	1 1	0	0 (	0 1	1	1 0	1	EVX	evlwhsplat
evlwhsplatx	0 0	0 1	0 0	rD		rA	rB	0 1	1 1	0	0 (	) 1	1	1 0	0	EVX	evlwhsplatx

B-4 Freescale Semiconductor

Table B-1. Instructions (Binary) by Mnemonic

Mnemonic	0 1 2 3 4 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30 31	Form Mnemonic
evlwwsplat	0 0 0 1 0 0	rD	rA	UIMM <sup>3</sup>	0 1 1 0 0 0 1 1 0 0 1	EVX evlwwsplat
evlwwsplatx	0 0 0 1 0 0	rD	rA	rB	0 1 1 0 0 0 1 1 0 0 0	EVX evlwwsplatx
evmergehi	0 0 0 1 0 0	rD	rA	rB	0 1 0 0 0 1 0 1 1 0 0	EVX evmergehi
evmergehilo	0 0 0 1 0 0	rD	rA	rB	0 1 0 0 0 1 0 1 1 1 0	EVX evmergehilo
evmergelo	0 0 0 1 0 0	rD	rA	rB	0 1 0 0 0 1 0 1 1 0 1	EVX evmergelo
evmergelohi	0 0 0 1 0 0	rD	rA	rB	0 1 0 0 0 1 0 1 1 1 1	EVX evmergelohi
evmhegsmfaa	0 0 0 1 0 0	rD	rA	rB	1 0 1 0 0 1 0 1 0 1 1	EVX evmhegsmfaa
evmhegsmfan	0 0 0 1 0 0	rD	rA	rB	1 0 1 1 0 1 0 1 0 1 1	EVX evmhegsmfan
evmhegsmiaa	0 0 0 1 0 0	rD	rA	rB	1 0 1 0 0 1 0 1 0 0 1	EVX evmhegsmiaa
evmhegsmian	0 0 0 1 0 0	rD	rA	rB	1 0 1 1 0 1 0 1 0 0 1	EVX evmhegsmian
evmhegumiaa	0 0 0 1 0 0	rD	rA	rB	1 0 1 0 0 1 0 1 0 0	EVX evmhegumiaa
evmhegumian	0 0 0 1 0 0	rD	rA	rB	1 0 1 1 0 1 0 1 0 0	EVX evmhegumian
evmhesmf	0 0 0 1 0 0	rD	rA	rB	1 0 0 0 0 0 0 1 0 1 1	EVX evmhesmf
evmhesmfa	0 0 0 1 0 0	rD	rA	rB	1 0 0 0 0 1 0 1 0 1 1	EVX evmhesmfa
evmhesmfaaw	0 0 0 1 0 0	rD	rA	rB	1 0 1 0 0 0 0 1 0 1 1	EVX evmhesmfaaw
evmhesmfanw	0 0 0 1 0 0	rD	rA	rB	1 0 1 1 0 0 0 1 0 1 1	EVX evmhesmfanw
evmhesmi	0 0 0 1 0 0	rD	rA	rB	1 0 0 0 0 0 0 1 0 0 1	EVX evmhesmi
evmhesmia	0 0 0 1 0 0	rD	rA	rB	1 0 0 0 0 1 0 1 0 0 1	EVX evmhesmia
evmhesmiaaw	0 0 0 1 0 0	rD	rA	rB	1 0 1 0 0 0 0 1 0 0 1	EVX evmhesmiaaw
evmhesmianw	0 0 0 1 0 0	rD	rA	rB	1 0 1 1 0 0 0 1 0 0 1	EVX evmhesmianw
evmhessf	0 0 0 1 0 0	rD	rA	rB	1 0 0 0 0 0 0 0 1 1	EVX evmhessf
evmhessfa	0 0 0 1 0 0	rD	rA	rB	1 0 0 0 0 1 0 0 0 1 1	EVX evmhessfa
evmhessfaaw	0 0 0 1 0 0	rD	rA	rB	1 0 1 0 0 0 0 0 0 1 1	EVX evmhessfaaw
evmhessfanw	0 0 0 1 0 0	rD	rA	rB	1 0 1 1 0 0 0 0 0 1 1	EVX evmhessfanw
evmhessiaaw	0 0 0 1 0 0	rD	rA	rB	1 0 1 0 0 0 0 0 0 0 1	EVX evmhessiaaw
evmhessianw	0 0 0 1 0 0	rD	rA	rB	1 0 1 1 0 0 0 0 0 0 1	EVX evmhessianw
	0 0 0 1 0 0	rD	rA	rB	1 0 0 0 0 0 0 1 0 0 0	EVX evmheumi
evmheumia	0 0 0 1 0 0	rD	rA	rB	1 0 0 0 0 1 0 1 0 0	EVX evmheumia
evmheumiaaw	0 0 0 1 0 0	rD	rA	rB	1 0 1 0 0 0 0 1 0 0 0	EVX evmheumiaaw
evmheumianw		rD	rA	rB	1 0 1 1 0 0 0 1 0 0 0	EVX evmheumianw
evmheusiaaw		rD	rA	rB	1 0 1 0 0 0 0 0 0 0 0	EVX evmheusiaaw
evmheusianw		rD	rA	rB	1 0 1 1 0 0 0 0 0 0 0	EVX evmheusianw
evmhogsmfaa	0 0 0 1 0 0	rD	rA	rB	1 0 1 0 0 1 0 1 1 1 1	EVX evmhogsmfaa

Table B-1. Instructions (Binary) by Mnemonic

Mnemonic	0 1 2 3 4 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30 31 <b>Form Mnemonic</b>
evmhogsmfan	0 0 0 1 0 0	rD	rA	rB	1 0 1 1 0 1 0 1 1 1 1 EVX evmhogsmfan
evmhogsmiaa	0 0 0 1 0 0	rD	rA	rB	1 0 1 0 0 1 0 1 1 0 1 EVX evmhogsmiaa
evmhogsmian	0 0 0 1 0 0	rD	rA	rB	1 0 1 1 0 1 0 1 1 0 1 EVX evmhogsmian
evmhogumiaa	0 0 0 1 0 0	rD	rA	rB	1 0 1 0 0 1 0 1 1 0 0 EVX evmhogumiaa
evmhogumian	0 0 0 1 0 0	rD	rA	rB	1 0 1 1 0 1 0 1 1 0 0 EVX evmhogumian
evmhosmf	0 0 0 1 0 0	rD	rA	rB	1 0 0 0 0 0 0 1 1 1 1 EVX evmhosmf
evmhosmfa	0 0 0 1 0 0	rD	rA	rB	1 0 0 0 0 1 0 1 1 1 1 EVX evmhosmfa
evmhosmfaaw	0 0 0 1 0 0	rD	rA	rB	1 0 1 0 0 0 0 1 1 1 1 EVX evmhosmfaaw
evmhosmfanw	0 0 0 1 0 0	rD	rA	rB	1 0 1 1 0 0 0 1 1 1 1 EVX evmhosmfanw
evmhosmi	0 0 0 1 0 0	rD	rA	rB	1 0 0 0 0 0 0 1 1 0 1 EVX evmhosmi
evmhosmia	0 0 0 1 0 0	rD	rA	rB	1 0 0 0 0 1 0 1 1 0 1 EVX evmhosmia
evmhosmiaaw	0 0 0 1 0 0	rD	rA	rB	1 0 1 0 0 0 0 1 1 0 1 EVX evmhosmiaaw
evmhosmianw	0 0 0 1 0 0	rD	rA	rB	1 0 1 1 0 0 0 1 1 0 1 EVX evmhosmianw
evmhossf	0 0 0 1 0 0	rD	rA	rB	1 0 0 0 0 0 0 0 1 1 1 EVX evmhossf
evmhossfa	0 0 0 1 0 0	rD	rA	rB	1 0 0 0 0 1 0 0 1 1 1 EVX evmhossfa
evmhossfaaw	0 0 0 1 0 0	rD	rA	rB	1 0 1 0 0 0 0 0 1 1 1 EVX evmhossfaaw
evmhossfanw	0 0 0 1 0 0	rD	rA	rB	1 0 1 1 0 0 0 0 1 1 1 EVX evmhossfanw
evmhossiaaw	0 0 0 1 0 0	rD	rA	rB	1 0 1 0 0 0 0 0 1 0 1 EVX evmhossiaaw
evmhossianw	0 0 0 1 0 0	rD	rA	rB	1 0 1 1 0 0 0 0 1 0 1 EVX evmhossianw
evmhoumi	0 0 0 1 0 0	rD	rA	rB	1 0 0 0 0 0 0 1 1 0 0 EVX evmhoumi
evmhoumia	0 0 0 1 0 0	rD	rA	rB	1 0 0 0 0 1 0 1 1 0 0 EVX evmhoumia
evmhoumiaaw	0 0 0 1 0 0	rD	rA	rB	1 0 1 0 0 0 0 1 1 0 0 EVX evmhoumiaaw
evmhoumianw	0 0 0 1 0 0	rD	rA	rB	1 0 1 1 0 0 0 1 1 0 0 EVX evmhoumianw
evmhousiaaw	0 0 0 1 0 0	rD	rA	rB	1 0 1 0 0 0 0 0 1 0 0 EVX evmhousiaaw
evmhousianw	0 0 0 1 0 0	rD	rA	rB	1 0 1 1 0 0 0 0 1 0 0 EVX evmhousianw
evmr	evmr rD,rA		equivalent to	evor r	),rA,rA evmr
evmra	0 0 0 1 0 0	rD	rA	///	1 0 0 1 1 0 0 0 1 0 0 EVX evmra
evmwhsmf	0 0 0 1 0 0	rD	rA	rB	1 0 0 0 1 0 0 1 1 1 1 EVX evmwhsmf
evmwhsmfa	0 0 0 1 0 0	rD	rA	rB	1 0 0 0 1 1 0 1 1 1 1 EVX evmwhsmfa
	0 0 0 1 0 0	rD	rA	rB	1 0 0 0 1 0 0 1 1 0 1 EVX evmwhsmi
evmwhsmia	0 0 0 1 0 0	rD	rA	rB	1 0 0 0 1 1 0 1 1 0 1 EVX evmwhsmia
evmwhssf	0 0 0 1 0 0	rD	rA	rB	1 0 0 0 1 0 0 0 1 1 1 EVX evmwhssf
evmwhssfa	0 0 0 1 0 0	rD	rA	rB	1 0 0 0 1 1 0 0 1 1 1 EVX evmwhssfa

B-6 Freescale Semiconductor

Table B-1. Instructions (Binary) by Mnemonic

Mnemonic	0 1 2 3	4 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30 31	Form Mnemonic
evmwhumi	0 0 0 1	0 0	rD	rA	rB	1 0 0 0 1 0 0 1 1 0 0	EVX evmwhumi
evmwhumia	0 0 0 1	0 0	rD	rA	rB	1 0 0 0 1 1 0 1 1 0 0	EVX evmwhumia
evmwhusiaaw	0 0 0 1	0 0	rD	rA	rB	1 0 1 0 1 0 0 0 1 0 0	EVX evmwhusiaaw
evmwhusianw	0 0 0 1	0 0	rD	rA	rB	1 0 1 1 1 0 0 0 1 0 0	EVX evmwhusianw
evmwlumi	0 0 0 1	0 0	rD	rA	rB	1 0 0 0 1 0 0 1 0 0 0	EVX evmwlumi
evmwlumia	0 0 0 1	0 0	rD	rA	rB	1 0 0 0 1 1 0 1 0 0 0	EVX evmwlumia
evmwlumiaaw	0 0 0 1	0 0	rD	rA	rB	1 0 1 0 1 0 0 1 0 0 0	EVX evmwlumiaaw
evmwlumianw	0 0 0 1	0 0	rD	rA	rB	1 0 1 1 1 0 0 1 0 0 0	EVX evmwlumianw
evmwlusiaaw	0 0 0 1	0 0	rD	rA	rB	1 0 1 0 1 0 0 0 0 0 0	EVX evmwlusiaaw
evmwlusianw	0 0 0 1	0 0	rD	rA	rB	1 0 1 1 1 0 0 0 0 0 0	EVX evmwlusianw
evmwsmf	0 0 0 1	0 0	rD	rA	rB	1 0 0 0 1 0 1 1 0 1 1	EVX evmwsmf
evmwsmfa	0 0 0 1	0 0	rD	rA	rB	1 0 0 0 1 1 1 1 0 1 1	EVX evmwsmfa
evmwsmfaa	0 0 0 1	0 0	rD	rA	rB	1 0 1 0 1 0 1 1 0 1 1	EVX evmwsmfaa
evmwsmfan	0 0 0 1	0 0	rD	rA	rB	1 0 1 1 1 0 1 1 0 1 1	EVX evmwsmfan
evmwsmi	0 0 0 1	0 0	rD	rA	rB	1 0 0 0 1 0 1 1 0 0 1	EVX evmwsmi
evmwsmia	0 0 0 1	0 0	rD	rA	rB	1 0 0 0 1 1 1 1 0 0 1	EVX evmwsmia
evmwsmiaa	0 0 0 1	0 0	rD	rA	rB	1 0 1 0 1 0 1 1 0 0 1	EVX evmwsmiaa
evmwsmian	0 0 0 1	0 0	rD	rA	rB	1 0 1 1 1 0 1 1 0 0 1	EVX evmwsmian
evmwssf	0 0 0 1	0 0	rD	rA	rB	1 0 0 0 1 0 1 0 0 1 1	EVX evmwssf
evmwssfa	0 0 0 1	0 0	rD	rA	rB	1 0 0 0 1 1 1 0 0 1 1	EVX evmwssfa
evmwssfaa	0 0 0 1	0 0	rD	rA	rB	1 0 1 0 1 0 1 0 0 1 1	EVX evmwssfaa
evmwssfan	0 0 0 1	0 0	rD	rA	rB	1 0 1 1 1 0 1 0 0 1 1	EVX evmwssfan
evmwumi	0 0 0 1	0 0	rD	rA	rB	1 0 0 0 1 0 1 1 0 0 0	EVX evmwumi
evmwumia	0 0 0 1	0 0	rD	rA	rB	1 0 0 0 1 1 1 1 0 0 0	EVX evmwumia
evmwumiaa			rD	rA	rB	1 0 1 0 1 0 1 1 0 0 0	EVX evmwumiaa
evmwumian			rD	rA	rB	1 0 1 1 1 0 1 1 0 0 0	EVX evmwumian
evnand	0 0 0 1	0 0	rD	rA	rB	0 1 0 0 0 0 1 1 1 1 0	EVX evnand
J	0 0 0 1		rD	rA	///	0 1 0 0 0 0 0 1 0 0 1	EVX evneg
	0 0 0 1		rD	rA	rB	0 1 0 0 0 0 1 1 0 0 0	EVX evnor
	evnot r		1	equivalent to	evnor	rD,rA,rA	evnot
	0 0 0 1		rD	rA	rB	0 1 0 0 0 0 1 0 1 1 1	EVX evor
	0 0 0 1		rD	rA	rB	0 1 0 0 0 0 1 1 0 1 1	EVX evorc
evrlw	0 0 0 1	0 0	rD	rA	rB	0 1 0 0 0 1 0 1 0 0 0	EVX evrlw

Table B-1. Instructions (Binary) by Mnemonic

Mnemonic	0 1	2 3	3	4 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21	22	2	3 2	4 2	25 2	6 2	7 2	8 2	9 3	0 31	Form	Mnemonic
evrlwi	0 0	0 -	1 (	0 0	rD	rA	UIMM	0	1	C	) C	) (	0	1 (	5	1 (	0 1	0	EVX	evrlwi
evrndw	0 0	0 .	1 (	0 0	rD	rA	UIMM	0	1	C	) (	) (	0 (	0 (	Э.	1	1 (	0	EVX	evrndw
evsel	0 0	0 .	1 (	0 0	rD	rA	rB	0	1	C	) (	)	1	1 .	1	1	cr	fS	EVX	evsel
evslw	0 0	0 -	1 (	0 0	rD	rA	rB	0	1	C	) C	) (	0	1 (	) (	)	1 (	0	EVX	evslw
evslwi	0 0	0 .	1 (	0 0	rD	rA	UIMM	0	1	C	) (	) (	0	1 (	) (	Э.	1 1	0	EVX	evslwi
evsplatfi	0 0	0 .	1 (	0 0	rD	SIMM	///	0	1	C	) (	) (	0	1 (	Э.	1 (	0 1	1	EVX	evsplatfi
evsplati	0 0	0 -	1 (	0 0	rD	SIMM	///	0	1	C	) (	) (	0	1 (	0 .	1 (	0 0	) 1	EVX	evsplati
evsrwis	0 0	0 .	1 (	0 0	rD	rA	UIMM	0	1	C	) (	) (	0	1 (	) (	) (	0 1	1	EVX	evsrwis
evsrwiu	0 0	0 .	1 (	0 0	rD	rA	UIMM	0	1	C	) C	) (	0	1 (	) (	) (	0 1	0	EVX	evsrwiu
evsrws	0 0	0 -	1 (	0 0	rD	rA	rB	0	1	C	) C	) (	0	1 (	) (	) (	0 0	) 1	EVX	evsrws
evsrwu	0 0	0 .	1 (	0 0	rD	rA	rB	0	1	C	) (	) (	0	1 (	) (	) (	0 0	0	EVX	evsrwu
evstdd	0 0	0 .	1 (	0 0	rD	rA	UIMM <sup>1</sup>	0	1	1	C	) (	0	1 (	) (	) (	0 (	) 1	EVX	evstdd
evstddx	0 0	0 .	1 (	0 0	rS	rA	rB	0	1	1	C	) (	0	1 (	) (	) (	0 (	0	EVX	evstddx
evstdh	0 0	0 .	1 (	0 0	rS	rA	UIMM <sup>1</sup>	0	1	1	C	) (	0	1 (	) (	Э.	1 (	) 1	EVX	evstdh
evstdhx	0 0	0 .	1 (	0 0	rS	rA	rB	0	1	1	C	) (	0	1 (	) (	ე .	1 (	0	EVX	evstdhx
evstdw	0 0	0 .	1 (	0 0	rS	rA	UIMM <sup>1</sup>	0	1	1	C	) (	0	1 (	0 (	) (	0 1	1	EVX	evstdw
evstdwx	0 0	0 .	1 (	0 0	rS	rA	rB	0	1	1	C	) (	0	1 (	0	) (	0 1	0	EVX	evstdwx
evstwhe	0 0	0 .	1 (	0 0	rS	rA	UIMM <sup>3</sup>	0	1	1	C	) (	0	1 .	1 (	) (	0 0	) 1	EVX	evstwhe
evstwhex	0 0	0 .	1 (	0 0	rS	rA	rB	0	1	1	C	) (	0	1 .	1 (	) (	0 (	0	EVX	evstwhex
evstwho	0 0	0 .	1 (	0 0	rS	rA	UIMM <sup>3</sup>	0	1	1	C	) (	0	1 .	1 (	)	1 (	) 1	EVX	evstwho
evstwhox	0 0	0 .	1 (	0 0	rS	rA	rB	0	1	1	C	) (	0	1 .	1 (	ο.	1 (	0	EVX	evstwhox
evstwwe	0 0	0 .	1 (	0 0	rS	rA	UIMM <sup>3</sup>	0	1	1	C	) (	0	1 .	1	1 (	0 (	) 1	EVX	evstwwe
evstwwex	0 0	0 .	1 (	0 0	rS	rA	rB	0	1	1	C	) (	0	1 .	1	1 (	0 0	0	EVX	evstwwex
evstwwo	0 0	0 .	1 (	0 0	rS	rA	UIMM <sup>3</sup>	0	1	1	C	) (	0	1 .	1	1	1 (	) 1	EVX	evstwwo
evstwwox	0 0	0 .	1 (	0 0	rS	rA	rB	0	1	1	C	) (	0	1 .	1	1	1 (	0	EVX	evstwwox
evsubfsmiaaw	0 0	0 .	1 (	0 0	rD	rA	///	1	0	C	) 1		1 (	0 (	Э.	1 (	0 1	1	EVX	evsubfsmiaaw
evsubfssiaaw	0 0	0 .	1 (	0 0	rD	rA	///	1	0	C	) 1		1 (	0 (	0 (	) (	0 1	1	EVX	evsubfssiaaw
evsubfumiaaw	0 0	0 .	1 (	0 0	rD	rA	///	1	0	C	) 1		1 (	0 (	Э.	1 (	0 1	0	EVX	evsubfumiaaw
evsubfusiaaw	0 0	0 -	1 (	0 0	rD	rA	///	1	0	C	1		1 (	) (	0 (	) (	0 1	0	EVX	evsubfusiaaw
evsubfw	0 0	0 .	1 (	0 0	rD	rA	rB	0	1	С	0	) (	0 (	) (	0 (	ο .	1 (	0	EVX	evsubfw
evsubifw	0 0	0 .	1 (	0 0	rD	UIMM	rB	0	1	С	0	) (	0 (	) (	0 (	ο .	1 1	0	EVX	evsubifw
evsubiw	ev	/sub	iw	<b>r</b> D	,rB, <b>UIMM</b>	equivalent to	evsubi	fν	ı r	D,	UII	ΜI	M,ı	В						evsubiw

B-8 Freescale Semiconductor

Table B-1. Instructions (Binary) by Mnemonic

Mnemonic	0 1 2 3	4 5	6 7	8 9 10	11 12 13 14 15	16 17 18 19	20 21 22 23 24 25 2	26 27 28 29 30 31	Form Mnemonic
evsubw	evsubv	evsubw							
evxor	0 0 0 1	0 0		rD	rA	rB	0 1 0 0 0	0 1 0 1 1 0	EVX evxor

<sup>&</sup>lt;sup>1</sup> d = UIMM \* 8

## **B.2** Instructions (Decimal and Hexadecimal) by Opcode

Table B-2 lists instructions by opcode.

Table B-2. Instructions (Decimal and Hexadecimal) by Opcode

Mnemonic	0 1 2 3 4 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30 31 Form Mnemonic
brinc	04	rD	rA	rB	0 1 0 0 0 0 0 1 1 1 1 EVX brinc
efsabs	04	rD	rA	///	0 1 0 1 1 0 0 0 1 0 0 EFX <b>efsabs</b>
efsadd	04	rD	rA	rB	0 1 0 1 1 0 0 0 0 0 0 EFX <b>efsadd</b>
efscfsf	04	rD	///	rB	0 1 0 1 1 0 1 0 0 1 1 EFX efscfsf
efscfsi	04	rD	///	rB	0 1 0 1 1 0 1 0 0 0 1 EFX efscfsi
efscfuf	04	rD	///	rB	0 1 0 1 1 0 1 0 0 1 0 EFX efscfuf
efscfui	04	rD	///	rB	0 1 0 1 1 0 1 0 0 0 0 EFX efscfui
efscmpeq	04	crfD / /	rA	rB	0 1 0 1 1 0 0 1 1 1 0 EFX efscmpeq
efscmpgt	04	crfD / /	rA	rB	0 1 0 1 1 0 0 1 1 0 0 EFX efscmpgt
efscmplt	04	crfD / /	rA	rB	0 1 0 1 1 0 0 1 1 0 1 EFX efscmplt
efsctsf	04	rD	///	rB	0 1 0 1 1 0 1 0 1 1 1 EFX efsctsf
efsctsi	04	rD	///	rB	0 1 0 1 1 0 1 0 1 0 1 EFX <b>efsctsi</b>
efsctsiz	04	rD	///	rB	0 1 0 1 1 0 1 1 0 1 0 EFX efsctsiz
efsctuf	04	rD	///	rB	0 1 0 1 1 0 1 0 1 1 0 EFX efsctuf
efsctui	04	rD	///	rB	0 1 0 1 1 0 1 0 1 0 0 EFX <b>efsctui</b>
efsctuiz	04	rD	///	rB	0 1 0 1 1 0 1 1 0 0 0 EFX efsctuiz
efsdiv	04	rD	rA	rB	0 1 0 1 1 0 0 1 0 0 1 EFX <b>efsdiv</b>
efsmul	04	rD	rA	rB	0 1 0 1 1 0 0 1 0 0 0 EFX <b>efsmul</b>
efsnabs	04	rD	rA	///	0 1 0 1 1 0 0 0 1 0 1 EFX <b>efsnabs</b>
efsneg	04	rD	rA	///	0 1 0 1 1 0 0 0 1 1 0 EFX <b>efsneg</b>
efssub	04	rD	rA	rB	0 1 0 1 1 0 0 0 0 0 1 EFX <b>efssub</b>
efststeq	04	crfD / /	rA	rB	0 1 0 1 1 0 1 1 1 1 0 EFX efststeq
efststgt	04	crfD / /	rA	rB	0 1 0 1 1 0 1 1 1 0 0 EFX efststgt
efststlt	04	crfD / /	rA	rB	0 1 0 1 1 0 1 1 1 0 1 EFX efststlt

Signal Processing Engine (SPE) Programming Environments Manual, Rev. 0

Freescale Semiconductor B-9

 $<sup>^2</sup>$  d = UIMM \* 2

<sup>&</sup>lt;sup>3</sup> d = UIMM \* 4

Table B-2. Instructions (Decimal and Hexadecimal) by Opcode

Mnemonic	0 1 2 3 4 5	6 7 8 9	9 10 1	11 12 13 14 15	16 17 18 19 20	0 21 22 2	23 2	4 25	26	27	28 2	29 3	0 31	Form	Mnemonic
evabs	04	rD		rA	///	0 1	0 0	0	0	0	1	0 (	0	EVX	evabs
evaddiw	04	rD		UIMM	rB	0 1	0 (	0	0	0	0	0 -	0	EVX	evaddiw
evaddsmiaaw	04	rD		rA	///	1 0	0 1	1	0	0	1	0 (	) 1	EVX	evaddsmiaaw
evaddssiaaw	04	rD		rA	///	1 0	0 1	1	0	0	0	0 (	) 1	EVX	evaddssiaaw
evaddumiaaw	04	rD		rA	///	1 0	0 1	1	0	0	1	0 (	0	EVX	evaddumiaaw
evaddusiaaw	04	rD		rA	///	1 0	0 1	1	0	0	0	0 (	0	EVX	evaddusiaaw
evaddw	04	rD		rA	rB	0 1	0 0	0	0	0	0	0 (	0	EVX	evaddw
evand	04	rD		rA	rB	0 1	0 0	0	0	1	0	0 (	) 1	EVX	evand
evandc	04	rD		rA	rB	0 1	0 0	0	0	1	0	0 -	0	EVX	evandc
evcmpeq	04	crfD /	/ /	rA	rB	0 1	0 0	0	1	1	0	1 (	0	EVX	evcmpeq
evcmpgts	04	crfD /	/ /	rA	rB	0 1	0 0	0	1	1	0	0 (	) 1	EVX	evcmpgts
evcmpgtu	04	crfD /	/ /	rA	rB	0 1	0 0	0	1	1	0	0 (	0	EVX	evcmpgtu
evcmplts	04	crfD /	/ /	rA	rB	0 1	0 0	0	1	1	0	0 -	1	EVX	evcmplts
evcmpltu	04	crfD /	/ /	rA	rB	0 1	0 0	0	1	1	0	0 -	0	EVX	evcmpltu
evcntlsw	04	rD		rA	///	0 1	0 1 0 0 0 0 0 1						0	EVX	evcntlsw
evcntlzw	04	rD		rA	///	0 1	0 1 0 0 0 0 0 1						) 1	EVX	evcntlzw
evdivws	04	rD		rA	rB	1 0	0 1	1	0	0	0	1 .	0	EVX	evdivws
evdivwu	04	rD		rA	rB	1 0	0 1	1	0	0	0	1 .	1	EVX	evdivwu
eveqv	04	rD		rA	rB	0 1	0 0	0	0	1	1	0 (	) 1	EVX	eveqv
evextsb	04	rD		rA	///	0 1	0 0	0	0	0	1	0 -	0	EVX	evextsb
evextsh	04	rD		rA	///	0 1	0 0	0	0	0	1	0 -	1	EVX	evextsh
evfsabs	04	rD		rA	///	0 1	0 1	0	0	0	0	1 (	0	EVX	evfsabs
evfsadd	04	rD		rA	rB	0 1	0 1	0	0	0	0	0 (	0	EVX	evfsadd
evfscfsf	04	rD		///	rB	0 1	0 1	0	0	1	0	0 -	1	EVX	evfscfsf
evfscfsi	04	rD		///	rB	0 1	0 1	0	0	1	0	0 (	) 1	EVX	evfscfsi
evfscfuf	04	rD		///	rB	0 1	0 1	0	0	1	0	0 -	0	EVX	evfscfuf
evfscfui	04	rD		///	rB	0 1	0 1	0	0	1	0	0 (	0	EVX	evfscfui
evfscmpeq	04	crfD /	/ /	rA	rB	0 1	0 1	0	0	0	1	1 .	0	EVX	evfscmpeq
evfscmpgt	04	crfD /	/ /	rA	rB	0 1	0 1	0	0	0	1	1 (	0	EVX	evfscmpgt
evfscmplt	04	crfD /	/ /	rA	rB	0 1	0 1	0	0	0	1	1 (	) 1	EVX	evfscmplt
evfsctsf	04	rD		///	rB	0 1	0 1	0	0	1	0	1	1 1	EVX	evfsctsf
evfsctsi	04	rD		///	rB	0 1	0 1	0	0	1	0	1 (	) 1	EVX	evfsctsi
evfsctsiz	04	rD		///	rB	0 1	0 1	0	0	1	1	0 -	0	EVX	evfsctsiz

B-10 Freescale Semiconductor

Table B-2. Instructions (Decimal and Hexadecimal) by Opcode

Mnemonic	0 1 2 3 4 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30 31 <b>Form Mnemonic</b>
evfsctuf	04	rD	///	rB	0 1 0 1 0 0 1 0 1 1 0 EVX evfsctuf
evfsctui	04	rD	///	rB	0 1 0 1 0 0 1 0 1 0 0 EVX evfsctui
evfsctuiz	04	rD	///	rB	0 1 0 1 0 0 1 1 0 0 0 EVX evfsctuiz
evfsdiv	04	rD	rA	rB	0 1 0 1 0 0 0 1 0 0 1 EVX <b>evfsdiv</b>
evfsmul	04	rD	rA	rB	0 1 0 1 0 0 0 1 0 0 0 EVX <b>evfsmul</b>
evfsnabs	04	rD	rA	///	0 1 0 1 0 0 0 0 1 0 1 EVX evfsnabs
evfsneg	04	rD	rA	///	0 1 0 1 0 0 0 0 1 1 0 EVX evfsneg
evfssub	04	rD	rA	rB	0 1 0 1 0 0 0 0 0 0 1 EVX evfssub
evfststeq	04	crfD / /	rA	rB	0 1 0 1 0 0 1 1 1 1 0 EVX evfststeq
evfststgt	04	crfD / /	rA	rB	0 1 0 1 0 0 1 1 1 0 0 EVX evfststgt
evfststlt	04	crfD / /	rA	rB	0 1 0 1 0 0 1 1 1 0 1 EVX evfststlt
efscfd	04	rD	0 0 0 0 0	rB	0 1 0 1 1 0 0 1 1 1 1 EFX efscfd
efdcfs	04	rD	0 0 0 0 0	rB	0 1 0 1 1 1 0 1 1 1 1 EFX efdcfs
evldd	04	rD	rA	UIMM <sup>1</sup>	0 1 1 0 0 0 0 0 0 0 1 EVX evidd
evlddx	04	rD	rA	rB	0 1 1 0 0 0 0 0 0 0 0 EVX eviddx
evldh	04	rD	rA	UIMM <sup>1</sup>	0 1 1 0 0 0 0 0 EVX <b>evidh</b>
evldhx	04	rD	rA	rB	0 1 1 0 0 0 0 0 1 0 0 EVX evidhx
evldw	04	rD	rA	UIMM <sup>1</sup>	0 1 1 0 0 0 0 0 1 1 EVX evidw
evldwx	04	rD	rA	rB	0 1 1 0 0 0 0 0 0 1 0 EVX evidwx
evlhhesplat	04	rD	rA	UIMM <sup>2</sup>	0 1 1 0 0 0 0 1 0 0 1 EVX evihhesplat
evlhhesplatx	04	rD	rA	rB	0 1 1 0 0 0 0 1 0 0 0 EVX evihhesplatx
evihhossplat	04	rD	rA	UIMM <sup>2</sup>	0 1 1 0 0 0 0 1 1 1 1 EVX evihhossplat
evihhossplatx	04	rD	rA	rB	0 1 1 0 0 0 0 1 1 1 0 EVX evihhossplatx
evihhousplat	04	rD	rA	UIMM <sup>2</sup>	0 1 1 0 0 0 0 1 1 0 1 EVX evihhousplat
evlhhousplatx	04	rD	rA	rB	0 1 1 0 0 0 0 1 1 0 0 EVX evihhousplatx
evlwhe	04	rD	rA	UIMM <sup>3</sup>	0 1 1 0 0 0 1 0 0 0 1 EVX eviwhe
evlwhex	04	rD	rA	rB	0 1 1 0 0 0 1 0 0 0 0 EVX eviwhex
evlwhos	04	rD	rA	UIMM <sup>3</sup>	0 1 1 0 0 0 1 0 1 1 1 EVX eviwhos
evlwhosx	04	rD	rA	rB	0 1 1 0 0 0 1 0 1 1 0 EVX eviwhosx
evlwhou	04	rD	rA	UIMM <sup>3</sup>	0 1 1 0 0 0 1 0 1 0 1 EVX <b>eviwhou</b>
evlwhoux	04	rD	rA	rB	0 1 1 0 0 0 1 0 1 0 0 EVX <b>eviwhoux</b>
evlwhsplat	04	rD	rA	UIMM <sup>3</sup>	0 1 1 0 0 0 1 1 1 0 1 EVX eviwhsplat
evlwhsplatx	04	rD	rA	rB	0 1 1 0 0 0 1 1 1 0 0 EVX eviwhsplatx

Table B-2. Instructions (Decimal and Hexadecimal) by Opcode

Mnemonic	0 1 2 3 4 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30 31 <b>Form Mnemonic</b>
evlwwsplat	04	rD	rA	UIMM <sup>3</sup>	0 1 1 0 0 0 1 1 0 0 1 EVX eviwwsplat
evlwwsplatx	04	rD	rA	rB	0 1 1 0 0 0 1 1 0 0 0 EVX eviwwsplatx
evmergehi	04	rD	rA	rB	0 1 0 0 0 1 0 1 1 0 0 EVX evmergehi
evmergehilo	04	rD	rA	rB	0 1 0 0 0 1 0 1 1 1 0 EVX evmergehilo
evmergelo	04	rD	rA	rB	0 1 0 0 0 1 0 1 1 0 1 EVX evmergelo
evmergelohi	04	rD	rA	rB	0 1 0 0 0 1 0 1 1 1 1 EVX evmergelohi
evmhegsmfaa	04	rD	rA	rB	1 0 1 0 0 1 0 1 0 1 1 EVX evmhegsmfaa
evmhegsmfan	04	rD	rA	rB	1 0 1 1 0 1 0 1 0 1 1 EVX evmhegsmfan
evmhegsmiaa	04	rD	rA	rB	1 0 1 0 0 1 0 1 0 0 1 EVX evmhegsmiaa
evmhegsmian	04	rD	rA	rB	1 0 1 1 0 1 0 1 0 0 1 EVX evmhegsmian
evmhegumiaa	04	rD	rA	rB	1 0 1 0 0 1 0 1 0 0 0 EVX evmhegumiaa
evmhegumian	04	rD	rA	rB	1 0 1 1 0 1 0 1 0 0 0 EVX evmhegumian
evmhesmf	04	rD	rA	rB	1 0 0 0 0 0 0 1 0 1 1 EVX evmhesmf
evmhesmfa	04	rD	rA	rB	1 0 0 0 0 1 0 1 0 1 1 EVX evmhesmfa
evmhesmfaaw	04	rD	rA	rB	1 0 1 0 0 0 0 1 0 1 1 EVX evmhesmfaaw
evmhesmfanw	04	rD	rA	rB	1 0 1 1 0 0 0 1 0 1 1 EVX evmhesmfanw
evmhesmi	04	rD	rA	rB	1 0 0 0 0 0 0 1 0 0 1 EVX evmhesmi
evmhesmia	04	rD	rA	rB	1 0 0 0 0 1 0 1 0 0 1 EVX evmhesmia
evmhesmiaaw	04	rD	rA	rB	1 0 1 0 0 0 0 1 0 0 1 EVX evmhesmiaaw
evmhesmianw	04	rD	rA	rB	1 0 1 1 0 0 0 1 0 0 1 EVX evmhesmianw
evmhessf	04	rD	rA	rB	1 0 0 0 0 0 0 0 1 1 EVX evmhessf
evmhessfa	04	rD	rA	rB	1 0 0 0 0 1 0 0 0 1 1 EVX evmhessfa
evmhessfaaw	04	rD	rA	rB	1 0 1 0 0 0 0 0 0 1 1 EVX evmhessfaaw
evmhessfanw	04	rD	rA	rB	1 0 1 1 0 0 0 0 0 1 1 EVX evmhessfanw
evmhessiaaw	04	rD	rA	rB	1 0 1 0 0 0 0 0 0 0 1 EVX evmhessiaaw
evmhessianw	04	rD	rA	rB	1 0 1 1 0 0 0 0 0 0 1 EVX evmhessianw
evmheumi	04	rD	rA	rB	1 0 0 0 0 0 0 1 0 0 0 EVX evmheumi
evmheumia	04	rD	rA	rB	1 0 0 0 0 1 0 1 0 0 0 EVX evmheumia
evmheumiaaw	04	rD	rA	rB	1 0 1 0 0 0 0 1 0 0 0 EVX evmheumiaaw
evmheumianw	04	rD	rA	rB	1 0 1 1 0 0 0 1 0 0 0 EVX evmheumianw
evmheusiaaw	04	rD	rA	rB	1 0 1 0 0 0 0 0 0 0 0 0 EVX evmheusiaaw
evmheusianw	04	rD	rA	rB	1 0 1 1 0 0 0 0 0 0 0 0 EVX evmheusianw
evmhogsmfaa	04	rD	rA	rB	1 0 1 0 0 1 0 1 1 1 1 1 EVX evmhogsmfaa

B-12 Freescale Semiconductor

Table B-2. Instructions (Decimal and Hexadecimal) by Opcode

Mnemonic	0 1 2 3 4 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30 31 <b>Form Mnemoni</b> o	С
evmhogsmfan	04	rD	rA	rB	1 0 1 1 0 1 0 1 1 1 1 EVX <b>evmhogs</b> i	mfan
evmhogsmiaa	04	rD	rA	rB	1 0 1 0 0 1 0 1 1 0 1 EVX evmhogsi	miaa
evmhogsmian	04	rD	rA	rB	1 0 1 1 0 1 0 1 1 0 1 EVX evmhogsi	mian
evmhogumiaa	04	rD	rA	rB	1 0 1 0 0 1 0 1 1 0 0 EVX evmhogui	miaa
evmhogumian	04	rD	rA	rB	1 0 1 1 0 1 0 1 1 0 0 EVX evmhogui	mian
evmhosmf	04	rD	rA	rB	1 0 0 0 0 0 0 1 1 1 1 EVX <b>evmhosm</b>	f
evmhosmfa	04	rD	rA	rB	1 0 0 0 0 1 0 1 1 1 1 EVX evmhosm	fa
evmhosmfaaw	04	rD	rA	rB	1 0 1 0 0 0 0 1 1 1 1 EVX evmhosm	faaw
evmhosmfanw	04	rD	rA	rB	1 0 1 1 0 0 0 1 1 1 1 EVX evmhosm	fanw
evmhosmi	04	rD	rA	rB	1 0 0 0 0 0 0 1 1 0 1 EVX evmhosm	i
evmhosmia	04	rD	rA	rB	1 0 0 0 0 1 0 1 1 0 1 EVX evmhosm	ia
evmhosmiaaw	04	rD	rA	rB	1 0 1 0 0 0 0 1 1 0 1 EVX evmhosm	iaaw
evmhosmianw	04	rD	rA	rB	1 0 1 1 0 0 0 1 1 0 1 EVX evmhosm	ianw
evmhossf	04	rD	rA	rB	1 0 0 0 0 0 0 0 1 1 1 EVX evmhossf	ŀ
evmhossfa	04	rD	rA	rB	1 0 0 0 0 1 0 0 1 1 1 EVX evmhossf	a
evmhossfaaw	04	rD	rA	rB	1 0 1 0 0 0 0 0 1 1 1 EVX evmhossf	aaw
evmhossfanw	04	rD	rA	rB	1 0 1 1 0 0 0 0 1 1 1 EVX evmhossf	anw
evmhossiaaw	04	rD	rA	rB	1 0 1 0 0 0 0 0 1 0 1 EVX <b>evmhossi</b>	aaw
evmhossianw	04	rD	rA	rB	1 0 1 1 0 0 0 0 1 0 1 EVX <b>evmhossi</b>	anw
evmhoumi	04	rD	rA	rB	1 0 0 0 0 0 0 1 1 0 0 EVX evmhoum	ıi
evmhoumia	04	rD	rA	rB	1 0 0 0 0 1 0 1 1 0 0 EVX evmhoum	ia
evmhoumiaaw	04	rD	rA	rB	1 0 1 0 0 0 0 1 1 0 0 EVX evmhoum	iaaw
evmhoumianw	04	rD	rA	rB	1 0 1 1 0 0 0 1 1 0 0 EVX evmhoum	
evmhousiaaw	04	rD	rA	rB	1 0 1 0 0 0 0 0 1 0 0 EVX evmhousi	aaw
evmhousianw	04	rD	rA	rB	1 0 1 1 0 0 0 0 1 0 0 EVX evmhousi	anw
evmra	04	rD	rA	///	1 0 0 1 1 0 0 0 1 0 0 EVX evmra	
evmwhsmf	04	rD	rA	rB	1 0 0 0 1 0 0 1 1 1 1 EVX evmwhsm	ıf
evmwhsmfa	04	rD	rA	rB	1 0 0 0 1 1 0 1 1 1 1 EVX evmwhsm	ıfa
evmwhsmi	04	rD	rA	rB	1 0 0 0 1 0 0 1 1 0 1 EVX evmwhsm	ıi
evmwhsmia	04	rD	rA	rB	1 0 0 0 1 1 0 1 1 0 1 EVX evmwhsm	ıia
evmwhssf	04	rD	rA	rB	1 0 0 0 1 0 0 0 1 1 1 EVX evmwhss	i
evmwhssfa	04	rD	rA	rB	1 0 0 0 1 1 0 0 1 1 1 EVX evmwhss	ia
evmwhumi	04	rD	rA	rB	1 0 0 0 1 0 0 1 1 0 0 EVX evmwhum	ni

Freescale Semiconductor B-13

Table B-2. Instructions (Decimal and Hexadecimal) by Opcode

Mnemonic	0 1 2 3 4 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30 31	Form Mnemonic
evmwhumia	04	rD	rA	rB	1 0 0 0 1 1 0 1 1 0 0	EVX evmwhumia
evmwhusiaaw	04	rD	rA	rB	1 0 1 0 1 0 0 0 1 0 0	EVX evmwhusiaaw
evmwhusianw	04	rD	rA	rB	1 0 1 1 1 0 0 0 1 0 0	EVX evmwhusianw
evmwlumi	04	rD	rA	rB	1 0 0 0 1 0 0 1 0 0 0	EVX evmwlumi
evmwlumia	04	rD	rA	rB	1 0 0 0 1 1 0 1 0 0 0	EVX evmwlumia
evmwlumiaaw	04	rD	rA	rB	1 0 1 0 1 0 0 1 0 0 0	EVX evmwlumiaaw
evmwlumianw	04	rD	rA	rB	1 0 1 1 1 0 0 1 0 0 0	EVX evmwlumianw
evmwlusiaaw	04	rD	rA	rB	1 0 1 0 1 0 0 0 0 0 0	EVX evmwlusiaaw
evmwlusianw	04	rD	rA	rB	1 0 1 1 1 0 0 0 0 0 0	EVX evmwlusianw
evmwsmf	04	rD	rA	rB	1 0 0 0 1 0 1 1 0 1 1	EVX evmwsmf
evmwsmfa	04	rD	rA	rB	1 0 0 0 1 1 1 1 0 1 1	EVX evmwsmfa
evmwsmfaa	04	rD	rA	rB	1 0 1 0 1 0 1 1 0 1 1	EVX evmwsmfaa
evmwsmfan	04	rD	rA	rB	1 0 1 1 1 0 1 1 0 1 1	EVX evmwsmfan
evmwsmi	04	rD	rA	rB	1 0 0 0 1 0 1 1 0 0 1	EVX evmwsmi
evmwsmia	04	rD	rA	rB	1 0 0 0 1 1 1 1 0 0 1	EVX evmwsmia
evmwsmiaa	04	rD	rA	rB	1 0 1 0 1 0 1 1 0 0 1	EVX evmwsmiaa
evmwsmian	04	rD	rA	rB	1 0 1 1 1 0 1 1 0 0 1	EVX evmwsmian
evmwssf	04	rD	rA	rB	1 0 0 0 1 0 1 0 0 1 1	EVX evmwssf
evmwssfa	04	rD	rA	rB	1 0 0 0 1 1 1 0 0 1 1	EVX evmwssfa
evmwssfaa	04	rD	rA	rB	1 0 1 0 1 0 1 0 0 1 1	EVX evmwssfaa
evmwssfan	04	rD	rA	rB	1 0 1 1 1 0 1 0 0 1 1	EVX evmwssfan
evmwumi	04	rD	rA	rB	1 0 0 0 1 0 1 1 0 0 0	EVX evmwumi
evmwumia	04	rD	rA	rB	1 0 0 0 1 1 1 1 0 0 0	EVX evmwumia
evmwumiaa	04	rD	rA	rB	1 0 1 0 1 0 1 1 0 0 0	EVX evmwumiaa
evmwumian	04	rD	rA	rB	1 0 1 1 1 0 1 1 0 0 0	EVX evmwumian
evnand	04	rD	rA	rB	0 1 0 0 0 0 1 1 1 1 0	EVX evnand
evneg	04	rD	rA	///	0 1 0 0 0 0 0 1 0 0 1	EVX evneg
evnor	04	rD	rA	rB	0 1 0 0 0 0 1 1 0 0 0	EVX evnor
evor	04	rD	rA	rB	0 1 0 0 0 0 1 0 1 1 1	EVX evor
evorc	04	rD	rA	rB	0 1 0 0 0 0 1 1 0 1 1	EVX evorc
evrlw	04	rD	rA	rB	0 1 0 0 0 1 0 1 0 0 0	EVX evrlw
evrlwi	04	rD	rA	UIMM	0 1 0 0 0 1 0 1 0 1 0	EVX evrlwi
evrndw	04	rD	rA	UIMM	0 1 0 0 0 0 0 1 1 0 0	EVX evrndw

B-14 Freescale Semiconductor

Table B-2. Instructions (Decimal and Hexadecimal) by Opcode

Mnemonic	0 1 2 3 4 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30 31 <b>Form Mnemonic</b>
evsel	04	rD	rA	rB	0 1 0 0 1 1 1 1 crfS EVX <b>evsel</b>
evslw	04	rD	rA	rB	0 1 0 0 0 1 0 0 1 0 0 EVX <b>evslw</b>
evslwi	04	rD	rA	UIMM	0 1 0 0 0 1 0 0 1 1 0 EVX <b>evslwi</b>
evsplatfi	04	rD	SIMM	///	0 1 0 0 0 1 0 1 0 1 1 EVX <b>evsplatfi</b>
evsplati	04	rD	SIMM	///	0 1 0 0 0 1 0 1 0 0 1 EVX <b>evsplati</b>
evsrwis	04	rD	rA	UIMM	0 1 0 0 0 1 0 0 0 1 1 EVX evsrwis
evsrwiu	04	rD	rA	UIMM	0 1 0 0 0 1 0 0 0 1 0 EVX evsrwiu
evsrws	04	rD	rA	rB	0 1 0 0 0 1 0 0 0 0 1 EVX evsrws
evsrwu	04	rD	rA	rB	0 1 0 0 0 1 0 0 0 0 0 EVX <b>evsrwu</b>
evstdd	04	rD	rA	UIMM <sup>1</sup>	0 1 1 0 0 1 0 0 0 0 1 EVX <b>evstdd</b>
evstddx	04	rS	rA	rB	0 1 1 0 0 1 0 0 0 0 0 EVX evstddx
evstdh	04	rS	rA	UIMM <sup>1</sup>	0 1 1 0 0 1 0 0 1 0 1 EVX <b>evstdh</b>
evstdhx	04	rS	rA	rB	0 1 1 0 0 1 0 0 1 0 0 EVX evstdhx
evstdw	04	rS	rA	UIMM <sup>1</sup>	0 1 1 0 0 1 0 0 0 1 1 EVX evstdw
evstdwx	04	rS	rA	rB	0 1 1 0 0 1 0 0 0 1 0 EVX evstdwx
evstwhe	04	rS	rA	UIMM <sup>3</sup>	0 1 1 0 0 1 1 0 0 0 1 EVX evstwhe
evstwhex	04	rS	rA	rB	0 1 1 0 0 1 1 0 0 0 0 EVX evstwhex
evstwho	04	rS	rA	UIMM <sup>3</sup>	0 1 1 0 0 1 1 0 1 0 1 EVX evstwho
evstwhox	04	rS	rA	rB	0 1 1 0 0 1 1 0 1 0 0 EVX evstwhox
evstwwe	04	rS	rA	UIMM <sup>3</sup>	0 1 1 0 0 1 1 1 0 0 1 EVX evstwwe
evstwwex	04	rS	rA	rB	0 1 1 0 0 1 1 1 0 0 0 EVX evstwwex
evstwwo	04	rS	rA	UIMM <sup>3</sup>	0 1 1 0 0 1 1 1 1 0 1 EVX evstwwo
evstwwox	04	rS	rA	rB	0 1 1 0 0 1 1 1 1 0 0 EVX evstwwox
evsubfsmiaaw	04	rD	rA	///	1 0 0 1 1 0 0 1 0 1 1 EVX evsubfsmiaaw
evsubfssiaaw	04	rD	rA	///	1 0 0 1 1 0 0 0 0 1 1 EVX evsubfssiaaw
evsubfumiaaw	04	rD	rA	///	1 0 0 1 1 0 0 1 0 1 0 EVX evsubfumiaaw
evsubfusiaaw	04	rD	rA	///	1 0 0 1 1 0 0 0 0 1 0 EVX evsubfusiaaw
evsubfw	04	rD	rA	rB	0 1 0 0 0 0 0 0 1 0 0 EVX evsubfw
evsubifw	04	rD	UIMM	rB	0 1 0 0 0 0 0 0 1 1 0 EVX evsubifw
evxor	04	rD	rA	rB	0 1 0 0 0 0 1 0 1 1 0 EVX evxor

B-15 Freescale Semiconductor

<sup>1</sup> d = UIMM \* 8 2 d = UIMM \* 2 3 d = UIMM \* 4

## **B.3** Instructions by Form

Table B-3 lists instructions by form.

Table B-3. Instructions (Binary) by Form

Mnemonic	0	1	2	3	4	5	6 7 8	9 10	11	12 1	13 14	15	16 17	7 18 19	20 21	22	2 2	3 2	4 2	5 26	6 27	28	29	30	31	Form	Mnemonic
efdabs	0	0	0	1	0	0	rD			r	Ά			///	0	1	C	1	1	1	0	0	1	0	0	EFX	efdabs
efdadd	0	0	0	1	0	0	rD			r	A			rB	0	1	C	1	1	1	0	0	0	0	0	EFX	efdadd
efdcfs	0	0	0	1	0	0	rD		0	0	0 0	0		rB	0	1	C	1	1	1	0	1	1	1	1	EFX	efdcfs
efdcfsf	0	0	0	1	0	0	rD			/	///			rB	0	1	C	1	1	1	1	0	0	1	1	EFX	efdcfsf
efdcfsi	0	0	0	1	0	0	rD			/	///			rB	0	1	C	1	1	1	1	0	0	0	1	EFX	efdcfsi
efdcfuf	0	0	0	1	0	0	rD			/	///			rB	0	1	C	1	1	1	1	0	0	1	0	EFX	efdcfuf
efdcfui	0	0	0	1	0	0	rD			/	///			rB	0	1	C	1	1	1	1	0	0	0	0	EFX	efdcfui
efdcmpeq	0	0	0	1	0	0	crfD	/ /		r	A.			rB	0	1	C	1	1	1	0	1	1	1	0	EFX	efdcmpeq
efdcmpgt	0	0	0	1	0	0	crfD	/ /		r	Ά			rB	0	1	C	1	1	1	0	1	1	0	0	EFX	efdcmpgt
efdcmplt	0	0	0	1	0	0	crfD	/ /		r	Ά			rB	0	1	C	1	1 1	1	0	1	1	0	1	EFX	efdcmplt
efdctsf	0	0	0	1	0	0	rD			/	///			rB	0	1	C	1	1	1	1	0	1	1	1	EFX	efdctsf
efdctsi	0	0	0	1	0	0	rD			_/	///			rB	0	1	C	1	1	1	1	0	1	0	1	EFX	efdctsi
efdctsiz	0	0	0	1	0	0	rD			/	///			rB	0	1	C	1	1	1	1	1	0	1	0	EFX	efdctsiz
efdctuf	0	0	0	1	0	0	rD			/	///			rB	0	1	C	1	1	∣ 1	1	0	1	1	0	EFX	efdctuf
efdctui	0	0	0	1	0	0	rD			/	///			rB	0	1	C	1	1 1	1	1	0	1	0	0	EFX	efdctui
efdctuiz	0	0	0	1	0	0	rD			/	///			rB	0	1	C	1	1 1	1	1	1	0	0	0	EFX	efdctuiz
efddiv	0	0	0	1	0	0	rD			r	Ά			rB	0	1	C	1	1 1	1	0	1	0	0	1	EFX	efddiv
efdmul	0	0	0	1	0	0	rD			r	Ά			rB	0	1	C	1	1	1	0	1	0	0	0	EFX	efdmul
efdnabs	0	0	0	1	0	0	rD			r	Ά			///	0	1	C	1	1	1	0	0	1	0	1	EFX	efdnabs
efdneg	0	0	0	1	0	0	rD			r	Ά			///	0	1	C	1	1	1	0	0	1	1	0	EFX	efdneg
efdsub	0	0	0	1	0	0	rD			r	Ά			rB	0	1	C	1	1	1	0	0	0	0	1	EFX	efdsub
efdtsteq	0	0	0	1	0	0	crfD	/ /		r	A			rB	0	1	C	1	1	1	1	1	1	1	0	EFX	efdtsteq
efdtstgt	0	0	0	1	0	0	crfD	/ /		r	Ά			rB	0	1	C	1	1	1	1	1	1	0	0	EFX	efdtstgt
efdtstlt	0	0	0	1	0	0	crfD	/ /		r	A			rB	0	1	C	1	1	1	1	1	1	0	1	EFX	efdtstlt
efsabs	0	0	0	1	0	0	rD			r	A			///	0	1	C	1	1	0	0	0	1	0	0	EFX	efsabs
efsadd	0	0	0	1	0	0	rD			r	'A			rB	0	1	C	1	1	0	0	0	0	0	0	EFX	efsadd
efscfd	0	0	0	1	0	0	rD		0	0	0 0	0		rB	0	1	C	1	1	0	0	1	1	1	1	EFX	efscfd
efscfsf	0	0	0	1	0	0	rD			/	///			rB	0	1	C	1	1	0	1	0	0	1	1	EFX	efscfsf
efscfsi	0	0	0	1	0	0	rD			/	///			rB	0	1	C	1	1	0	1	0	0	0	1	EFX	efscfsi
efscfuf	0	0	0	1	0	0	rD			/	///			rB	0	1	C	1	1	0	1	0	0	1	0	EFX	efscfuf

B-16 Freescale Semiconductor

Table B-3. Instructions (Binary) by Form

Mnemonic	0 1 2 3	4 5	6 7 8	9 10	11 12 13 14 15	16 17 18 19 20	21 22	23 24	4 25 26 2	7 28 29	30 31	Form	Mnemonic
efscfui	0 0 0 1	0 0	rD		///	rB	0 1	0 1	1 0 1	0 0	0 0	EFX	efscfui
efscmpeq	0 0 0 1	0 0	crfD	/ /	rA	rB	0 1	0 1	1 0 0	1 1	1 0	EFX	efscmpeq
efscmpgt	0 0 0 1	0 0	crfD	/ /	rA	rB	0 1	0 1	1 0 0	1 1	0 0	EFX	efscmpgt
efscmplt	0 0 0 1	0 0	crfD	/ /	rA	rB	0 1	0 1	1 0 0	1 1	0 1	EFX	efscmplt
efsctsf	0 0 0 1	0 0	rD		///	rB	0 1	0 1	1 0 1	0 1	1 1	EFX	efsctsf
efsctsi	0 0 0 1	0 0	rD		///	rB	0 1	0 1	1 0 1	0 1	0 1	EFX	efsctsi
efsctsiz	0 0 0 1	0 0	rD		///	rB	0 1	0 1	1 0 1	1 0	1 0	EFX	efsctsiz
efsctuf	0 0 0 1	0 0	rD		///	rB	0 1	0 1	1 0 1	0 1	1 0	EFX	efsctuf
efsctui	0 0 0 1	0 0	rD		///	rB	0 1	0 1	1 0 1	0 1	0 0	EFX	efsctui
efsctuiz	0 0 0 1	0 0	rD		///	rB	0 1	0 1	1 0 1	1 0	0 0	EFX	efsctuiz
efsdiv	0 0 0 1	0 0	rD		rA	rB	0 1	0 1	1 0 0	1 0	0 1	EFX	efsdiv
efsmul	0 0 0 1	0 0	rD		rA	rB	0 1	0 1	1 0 0	1 0	0 0	EFX	efsmul
efsnabs	0 0 0 1	0 0	rD		rA	///	0 1	0 1	1 0 0	0 1	0 1	EFX	efsnabs
efsneg	0 0 0 1	0 0	rD		rA	///	0 1	0 1	1 0 0	0 1	1 0	EFX	efsneg
efssub	0 0 0 1	0 0	rD		rA	rB	0 1	0 1	1 0 0	0 0	0 1	EFX	efssub
efststeq	0 0 0 1	0 0	crfD	/ /	rA	rB	0 1	0 1	1 0 1	1 1	1 0	EFX	efststeq
efststgt	0 0 0 1	0 0	crfD	/ /	rA	rB	0 1	0 1	1 0 1	1 1	0 0	EFX	efststgt
efststlt	0 0 0 1	0 0	crfD	/ /	rA	rB	0 1	0 1	1 0 1	1 1	0 1	EFX	efststlt
brinc <sup>1</sup>	0 0 0 1	0 0	rD		rA	rB	0 1	0 0	0 0 0	1 1	1 1	EVX	brinc
evabs	0 0 0 1	0 0	rD		rA	///	0 1	0 0	0 0 0	1 0	0 0	EVX	evabs
evaddiw	0 0 0 1	0 0	rD		UIMM	rB	0 1	0 0	0 0 0	0 0	1 0	EVX	evaddiw
evaddsmiaaw	0 0 0 1	0 0	rD		rA	///	1 0	0 1	1 0 0	1 0	0 1	EVX	evaddsmiaaw
evaddssiaaw	0 0 0 1	0 0	rD		rA	///	1 0	0 1	1 0 0	0 0	0 1	EVX	evaddssiaaw
evaddumiaaw	0 0 0 1	0 0	rD		rA	///	1 0	0 1	1 0 0	1 0	0 0	EVX	evaddumiaaw
evaddusiaaw	0 0 0 1	0 0	rD		rA	///	1 0	0 1	1 0 0	0 0	0 0	EVX	evaddusiaaw
	0 0 0 1		rD		rA	rB	0 1	0 0	0 0 0	0 0	0 0	EVX	evaddw
	0 0 0 1		rD		rA	rB	0 1	0 0	0 0 1	0 0	0 1	EVX	evand
	0 0 0 1		rD		rA	rB			0 0 1			-	evandc
evcmpeq			crfD	/ /		rB			0 1 1			EVX	evcmpeq
evcmpgts			crfD	/ /		rB			0 1 1			-	evcmpgts
evcmpgtu			crfD	/ /		rB			0 1 1			-	evcmpgtu
evcmplts			crfD	1 1		rB		_	0 1 1			-	evcmplts
evcmpltu	0 0 0 1	0 0	crfD	/ /	rA	rB	0 1	0 0	0 1 1	0 0	1 0	EVX	evcmpltu

Table B-3. Instructions (Binary) by Form

Mnemonic	0	1	2	3	4	5	5	6 7 8	9 10	11 12 13	14 15	16 17 18 19 20	21	22	23	24	25	26	27	28 2	9 30	31	Form	Mnemonic
evcntlsw	0	0	0	1	0	0	)	rD		rA		///	0	1	0	0	0	0	0	1 1	1 1	0	EVX	evcntlsw
evcntlzw	0	0	0	1	0	0	)	rD		rA		///	0	1	0	0	0	0	0	1 1	1 0	1	EVX	evcntlzw
evdivws	0	0	0	1	0	0	)	rD		rA		rB	1	0	0	1	1	0	0	0 1	1 1	0	EVX	evdivws
evdivwu	0	0	0	1	0	0	)	rD		rA		rB	1	0	0	1	1	0	0	0 -	1 1	1	EVX	evdivwu
eveqv	0	0	0	1	0	0	)	rD		rA		rB	0	1	0	0	0	0	1	1 (	0 0	1	EVX	eveqv
evextsb	0	0	0	1	0	0	)	rD		rA		///	0	1	0	0	0	0	0	1 (	) 1	0	EVX	evextsb
evextsh	0	0	0	1	0	0	)	rD		rA		///	0	1	0	0	0	0	0	1 (	) 1	1	EVX	evextsh
evfsabs	0	0	0	1	0	0	)	rD		rA		///	0	1	0	1	0	0	0	0 1	1 0	0	EVX	evfsabs
evfsadd	0	0	0	1	0	0	)	rD		rA		rB	0	1	0	1	0	0	0	0 (	0 (	0	EVX	evfsadd
evfscfsf	0	0	0	1	0	0	)	rD		///		rB	0	1	0	1	0	0	1	0 (	) 1	1	EVX	evfscfsf
evfscfsi	0	0	0	1	0	0	)	rD		///		rB	0	1	0	1	0	0	1	0 (	0	1	EVX	evfscfsi
evfscfuf	0	0	0	1	0	0	)	rD		///		rB	0	1	0	1	0	0	1	0 (	) 1	0	EVX	evfscfuf
evfscfui	0	0	0	1	0	0	)	rD		///		rB	0	1	0	1	0	0	1	0 (	0	0	EVX	evfscfui
evfscmpeq	0	0	0	1	0	0	)	crfD	/ /	rA		rB	0	1	0	1	0	0	0	1 1	1 1	0	EVX	evfscmpeq
evfscmpgt	0	0	0	1	0	0	)	crfD	/ /	rA		rB	0	1	0	1	0	0	0	1 1	1 0	0	EVX	evfscmpgt
evfscmplt	0	0	0	1	0	0	)	crfD	/ /	rA		rB	0	1	0	1	0	0	0	1 1	1 0	1	EVX	evfscmplt
evfsctsf	0	0	0	1	0	0	)	rD		///		rB	0	1	0	1	0	0	1	0 1	1 1	1	EVX	evfsctsf
evfsctsi	0	0	0	1	0	0	)	rD		///		rB	0	1	0	1	0	0	1	0 1	1 0	1	EVX	evfsctsi
evfsctsiz	0	0	0	1	0	0	)	rD		///		rB	0	1	0	1	0	0	1	1 (	) 1	0	EVX	evfsctsiz
evfsctuf	0	0	0	1	0	0	)	rD		///		rB	0	1	0	1	0	0	1	0 1	1 1	0	EVX	evfsctuf
evfsctui	0	0	0	1	0	0	)	rD		///		rB	0	1	0	1	0	0	1	0 1	1 0	0	EVX	evfsctui
evfsctuiz	0	0	0	1	0	0	)	rD		///		rB	0	1	0	1	0	0	1	1 (	0	0	EVX	evfsctuiz
evfsdiv	0	0	0	1	0	0	)	rD		rA		rB	0	1	0	1	0	0	0	1 (	0 (	1	EVX	evfsdiv
evfsmul	0	0	0	1	0	0	)	rD		rA		rB	0	1	0	1	0	0	0	1 (	0	0	EVX	evfsmul
evfsnabs	0	0	0	1	0	0	)	rD		rA		///	0	1	0	1	0	0	0	0 1	1 0	1	EVX	evfsnabs
evfsneg	0	0	0	1	0	0	)	rD		rA		///	0	1	0	1	0	0	0	0 1	1 1	0	EVX	evfsneg
evfssub	0	0	0	1	0	0	)	rD	1	rA		rB	0	1	0	1	0	0	0	0 (	0	1	EVX	evfssub
evfststeq	0	0	0	1	0	0	)	crfD	/ /	rA		rB	0	1	0	1	0	0	1	1 1	1 1	0	EVX	evfststeq
evfststgt	0	0	0	1	0	0	)	crfD	/ /	rA		rB	0	1	0	1	0	0	1	1 1	1 0	0	EVX	evfststgt
evfststlt					_		+	crfD	/ /	rA		rB	0	1	0	1	0	0	1	1 1	1 0	1	EVX	evfststlt
evldd	0	0	0	1	0	0	)	rD		rA		UIMM <sup>1</sup>	0	1	1	0	0	0	0	0 (	0	1	EVX	evldd
evlddx	0	0	0	1	0	0	)	rD		rA		rB	0	1	1	0	0	0	0	0 (	0	0	EVX	evlddx
evldh	0	0	0	1	0	0	)	rD		rA		UIMM <sup>1</sup>	0	1	1	0	0	0	0	0 1	1 0	1	EVX	evldh

B-18 Freescale Semiconductor

Table B-3. Instructions (Binary) by Form

Mnemonic	0 1 2 3	4 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24	1 25 26 27	28 29 30 31	Form	Mnemonic
evidhx	0 0 0 1	0 0	rD	rA	rB	0 1 1 0	0 0 0	0 1 0 0	EVX	evldhx
evidw	0 0 0 1	0 0	rD	rA	UIMM <sup>1</sup>	0 1 1 0	0 0 0	0 0 1 1	EVX	evldw
evldwx	0 0 0 1	0 0	rD	rA	rB	0 1 1 0	0 0 0	0 0 1 0	EVX	evldwx
evlhhesplat	0 0 0 1	0 0	rD	rA	UIMM <sup>2</sup>	0 1 1 0	0 0 0	1 0 0 1	EVX	evlhhesplat
evlhhesplatx	0 0 0 1	0 0	rD	rA	rB	0 1 1 0	0 0 0	1 0 0 0	EVX	evlhhesplatx
evlhhossplat	0 0 0 1	0 0	rD	rA	UIMM <sup>2</sup>	0 1 1 0	0 0 0	1 1 1 1	EVX	evlhhossplat
evlhhossplatx	0 0 0 1	0 0	rD	rA	rB	0 1 1 0	0 0 0	1 1 1 0	EVX	evlhhossplatx
evlhhousplat	0 0 0 1	0 0	rD	rA	UIMM <sup>2</sup>	0 1 1 0	0 0 0	1 1 0 1	EVX	evlhhousplat
evlhhousplatx	0 0 0 1	0 0	rD	rA	rB	0 1 1 0	0 0 0	1 1 0 0	EVX	evlhhousplatx
evlwhe	0 0 0 1	0 0	rD	rA	UIMM <sup>3</sup>	0 1 1 0	0 0 1	0 0 0 1	EVX	evlwhe
evlwhex	0 0 0 1	0 0	rD	rA	rB	0 1 1 0	0 0 1	0 0 0 0	EVX	evlwhex
evlwhos	0 0 0 1	0 0	rD	rA	UIMM <sup>3</sup>	0 1 1 0	0 0 1	0 1 1 1	EVX	evlwhos
evlwhosx	0 0 0 1	0 0	rD	rA	rB	0 1 1 0	0 0 1	0 1 1 0	EVX	evlwhosx
evlwhou	0 0 0 1	0 0	rD	rA	UIMM <sup>3</sup>	0 1 1 0	0 0 1	0 1 0 1	EVX	evlwhou
evlwhoux	0 0 0 1	0 0	rD	rA	rB	0 1 1 0	0 0 1	0 1 0 0	EVX	evlwhoux
evlwhsplat	0 0 0 1	0 0	rD	rA	UIMM <sup>3</sup>	0 1 1 0	0 0 1	1 1 0 1	EVX	evlwhsplat
evlwhsplatx	0 0 0 1	0 0	rD	rA	rB	0 1 1 0	0 0 1	1 1 0 0	EVX	evlwhsplatx
eviwwsplat	0 0 0 1	0 0	rD	rA	UIMM <sup>3</sup>	0 1 1 0	0 0 1	1 0 0 1	EVX	evlwwsplat
evlwwsplatx	0 0 0 1	0 0	rD	rA	rB	0 1 1 0	0 0 1	1 0 0 0	EVX	evlwwsplatx
evmergehi	0 0 0 1	0 0	rD	rA	rB	0 1 0 0	0 1 0	1 1 0 0	EVX	evmergehi
evmergehilo	0 0 0 1	0 0	rD	rA	rB	0 1 0 0	0 1 0	1 1 1 0	EVX	evmergehilo
evmergelo	0 0 0 1	0 0	rD	rA	rB	0 1 0 0	0 1 0	1 1 0 1	EVX	evmergelo
evmergelohi	0 0 0 1	0 0	rD	rA	rB	0 1 0 0	0 1 0	1 1 1 1	EVX	evmergelohi
evmhegsmfaa	0 0 0 1	0 0	rD	rA	rB	1 0 1 0	0 1 0	1 0 1 1	EVX	evmhegsmfaa
evmhegsmfan	0 0 0 1	0 0	rD	rA	rB	1 0 1 1	0 1 0	1 0 1 1	EVX	evmhegsmfan
evmhegsmiaa			rD	rA	rB	1 0 1 0	0 1 0	1 0 0 1	EVX	evmhegsmiaa
evmhegsmian			rD	rA	rB			1 0 0 1	EVX	evmhegsmian
evmhegumiaa			rD	rA	rB			1 0 0 0	EVX	evmhegumiaa
evmhegumian			rD	rA	rB	1 0 1 1	0 1 0	1 0 0 0	EVX	evmhegumian
evmhesmf			rD	rA	rB			1 0 1 1		evmhesmf
evmhesmfa			rD	rA	rB			1 0 1 1		evmhesmfa
evmhesmfaaw			rD	rA	rB	1 0 1 0	0 0 0	1 0 1 1		evmhesmfaaw
evmhesmfanw	0 0 0 1	0 0	rD	rA	rB	1 0 1 1	0 0 0	1 0 1 1	EVX	evmhesmfanw

Table B-3. Instructions (Binary) by Form

Mnemonic	0 1 2 3	4 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30 31 <b>Form Mnemonic</b>
evmhesmi	0 0 0 1	0 0	rD	rA	rB	1 0 0 0 0 0 0 1 0 0 1 EVX evmhesmi
evmhesmia	0 0 0 1	0 0	rD	rA	rB	1 0 0 0 0 1 0 1 0 0 1 EVX evmhesmia
evmhesmiaaw	0 0 0 1	0 0	rD	rA	rB	1 0 1 0 0 0 0 1 0 0 1 EVX evmhesmiaaw
evmhesmianw	0 0 0 1	0 0	rD	rA	rB	1 0 1 1 0 0 0 1 0 0 1 EVX evmhesmianw
evmhessf	0 0 0 1	0 0	rD	rA	rB	1 0 0 0 0 0 0 0 1 1 EVX evmhessf
evmhessfa	0 0 0 1	0 0	rD	rA	rB	1 0 0 0 0 1 0 0 0 1 1 EVX evmhessfa
evmhessfaaw	0 0 0 1	0 0	rD	rA	rB	1 0 1 0 0 0 0 0 0 1 1 EVX evmhessfaaw
evmhessfanw	0 0 0 1	0 0	rD	rA	rB	1 0 1 1 0 0 0 0 0 1 1 EVX evmhessfanw
evmhessiaaw	0 0 0 1	0 0	rD	rA	rB	1 0 1 0 0 0 0 0 0 0 1 EVX evmhessiaaw
evmhessianw	0 0 0 1	0 0	rD	rA	rB	1 0 1 1 0 0 0 0 0 0 1 EVX evmhessianw
evmheumi	0 0 0 1	0 0	rD	rA	rB	1 0 0 0 0 0 0 1 0 0 0 EVX evmheumi
evmheumia	0 0 0 1	0 0	rD	rA	rB	1 0 0 0 0 1 0 1 0 0 0 EVX evmheumia
evmheumiaaw	0 0 0 1	0 0	rD	rA	rB	1 0 1 0 0 0 0 1 0 0 0 EVX evmheumiaaw
evmheumianw	0 0 0 1	0 0	rD	rA	rB	1 0 1 1 0 0 0 1 0 0 0 EVX evmheumianw
evmheusiaaw	0 0 0 1	0 0	rD	rA	rB	1 0 1 0 0 0 0 0 0 0 0 0 EVX evmheusiaaw
evmheusianw	0 0 0 1	0 0	rD	rA	rB	1 0 1 1 0 0 0 0 0 0 0 0 EVX evmheusianw
evmhogsmfaa	0 0 0 1	0 0	rD	rA	rB	1 0 1 0 0 1 0 1 1 1 1 EVX evmhogsmfaa
evmhogsmfan	0 0 0 1	0 0	rD	rA	rB	1 0 1 1 0 1 0 1 1 1 1 EVX evmhogsmfan
evmhogsmiaa	0 0 0 1	0 0	rD	rA	rB	1 0 1 0 0 1 0 1 1 0 1 EVX evmhogsmiaa
evmhogsmian	0 0 0 1	0 0	rD	rA	rB	1 0 1 1 0 1 0 1 1 0 1 EVX evmhogsmian
evmhogumiaa	0 0 0 1	0 0	rD	rA	rB	1 0 1 0 0 1 0 1 1 0 0 EVX evmhogumiaa
evmhogumian	0 0 0 1	0 0	rD	rA	rB	1 0 1 1 0 1 0 1 1 0 0 EVX evmhogumian
evmhosmf	0 0 0 1	0 0	rD	rA	rB	1 0 0 0 0 0 0 1 1 1 1 EVX evmhosmf
evmhosmfa	0 0 0 1	0 0	rD	rA	rB	1 0 0 0 0 1 0 1 1 1 1 EVX evmhosmfa
evmhosmfaaw	0 0 0 1	0 0	rD	rA	rB	1 0 1 0 0 0 0 1 1 1 1 1 EVX evmhosmfaaw
evmhosmfanw	0 0 0 1	0 0	rD	rA	rB	1 0 1 1 0 0 0 1 1 1 1 1 EVX evmhosmfanw
evmhosmi	0 0 0 1	0 0	rD	rA	rB	1 0 0 0 0 0 0 1 1 0 1 EVX evmhosmi
evmhosmia				rA	rB	1 0 0 0 0 1 0 1 1 0 1 EVX evmhosmia
evmhosmiaaw	0 0 0 1	0 0	rD	rA	rB	1 0 1 0 0 0 0 1 1 0 1 EVX evmhosmiaaw
evmhosmianw				rA	rB	1 0 1 1 0 0 0 1 1 0 1 EVX evmhosmianw
evmhossf				rA	rB	1 0 0 0 0 0 0 0 1 1 1 EVX evmhossf
evmhossfa				rA	rB	1 0 0 0 0 1 0 0 1 1 1 EVX evmhossfa
evmhossfaaw	0 0 0 1	0 0	rD	rA	rB	1 0 1 0 0 0 0 0 1 1 1 EVX evmhossfaaw

B-20 Freescale Semiconductor

Table B-3. Instructions (Binary) by Form

Mnemonic	0	1 2	2 3	4	5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22	2 23	24	25 26	27 2	8 29	30 31	Form	Mnemonic
evmhossfanw	0	0 (	0 1	C	0	rD	rA	rB	1 0	1	1	0 0	0 (	) 1	1 1	EVX	evmhossfanw
evmhossiaaw	0	0 (	0 1	C	0	rD	rA	rB	1 0	1	0	0 0	0 (	) 1	0 1	EVX	evmhossiaaw
evmhossianw	0	0 (	0 1	C	0	rD	rA	rB	1 0	1	1	0 0	0 (	) 1	0 1	EVX	evmhossianw
evmhoumi	0 /	0 (	0 1	C	0	rD	rA	rB	1 0	0	0	0 0	0	1 1	0 0	EVX	evmhoumi
evmhoumia	0	0 (	0 1	C	0	rD	rA	rB	1 0	0	0	0 1	0	1 1	0 0	EVX	evmhoumia
evmhoumiaaw	0	0 (	0 1	C	0	rD	rA	rB	1 0	1	0	0 0	0	1 1	0 0	EVX	evmhoumiaaw
evmhoumianw	0	0 (	0 1	C	0	rD	rA	rB	1 0	1	1	0 0	0 -	1 1	0 0	EVX	evmhoumianw
evmhousiaaw	0 1	0 (	0 1	C	0	rD	rA	rB	1 0	1	0	0 0	0 (	) 1	0 0	EVX	evmhousiaaw
evmhousianw	0 '	0 (	0 1	C	0	rD	rA	rB	1 0	1	1	0 0	0 (	) 1	0 0	EVX	evmhousianw
evmra	0	0 (	0 1	C	0	rD	rA	///	1 0	0	1	1 0	0 0	) 1	0 0	EVX	evmra
evmwhsmf	0	0 (	0 1	C	0	rD	rA	rB	1 0	0	0	1 0	0	1 1	1 1	EVX	evmwhsmf
evmwhsmfa	0	0 (	0 1	C	0	rD	rA	rB	1 0	0	0	1 1	0	1 1	1 1	EVX	evmwhsmfa
evmwhsmi	0	0 (	0 1	C	0	rD	rA	rB	1 0	0	0	1 0	0	1 1	0 1	EVX	evmwhsmi
evmwhsmia	0	0 (	0 1	C	0	rD	rA	rB	1 0	0	0	1 1	0	1 1	0 1	EVX	evmwhsmia
evmwhssf	0	0 (	0 1	C	0	rD	rA	rB	1 0	0	0	1 0	0 (	0 1	1 1	EVX	evmwhssf
evmwhssfa	0	0 (	0 1	C	0	rD	rA	rB	1 0	0	0	1 1	0 (	0 1	1 1	EVX	evmwhssfa
evmwhumi	0	0 (	0 1	C	0	rD	rA	rB	1 0	0	0	1 0	0	1 1	0 0	EVX	evmwhumi
evmwhumia	0	0 (	0 1	C	0	rD	rA	rB	1 0	0	0	1 1	0	1 1	0 0	EVX	evmwhumia
evmwhusiaaw	0	0 (	0 1	C	0	rD	rA	rB	1 0	1	0	1 0	0 (	0 1	0 0	EVX	evmwhusiaaw
evmwhusianw	0	0 (	0 1	C	0	rD	rA	rB	1 0	1	1	1 0	0 (	0 1	0 0	EVX	evmwhusianw
evmwlumi	0 (	0 (	0 1	C	0	rD	rA	rB	1 0	0	0	1 0	0 -	1 0	0 0	EVX	evmwlumi
evmwlumia	0 (	0 (	0 1	C	0	rD	rA	rB	1 0	0	0	1 1	0 -	1 0	0 0	EVX	evmwlumia
evmwlumiaaw	0 (	0 (	0 1	C	0	rD	rA	rB	1 0	1	0	1 0	0 -	1 0	0 0	EVX	evmwlumiaaw
evmwlumianw	0 (	0 (	0 1	C	0	rD	rA	rB	1 0	1	1	1 0	0 -	1 0	0 0	EVX	evmwlumianw
evmwlusiaaw	0 (	0 (	0 1	C	0	rD	rA	rB	1 0	1	0	1 0	0 (	0 0	0 0	EVX	evmwlusiaaw
evmwlusianw	0 (	0 (	0 1	C	0	rD	rA	rB	1 0	1	1	1 0	0 (	0 0	0 0	EVX	evmwlusianw
evmwsmf	0 (	0 (	) 1	C	0	rD	rA	rB	1 0	0	0	1 0	1	1 0	1 1	EVX	evmwsmf
evmwsmfa	0 (	0 (	0 1	C	0	rD	rA	rB	1 0	0	0	1 1	1 -	1 0	1 1	EVX	evmwsmfa
evmwsmfaa	0 (	0 (	) 1	C	0	rD	rA	rB	1 0	1	0	1 0	1	1 0	1 1	EVX	evmwsmfaa
evmwsmfan	0 (	0 (	) 1	C	0	rD	rA	rB	1 0	1	1	1 0	1 '	1 0	1 1	EVX	evmwsmfan
evmwsmi	0 (	0 (	) 1	C	0	rD	rA	rB	1 0	0	0	1 0	1 '	1 0	0 1	EVX	evmwsmi
evmwsmia	0 (	0 (	) 1	C	0	rD	rA	rB	1 0	0	0	1 1	1 '	1 0	0 1	EVX	evmwsmia
evmwsmiaa	0 (	0 (	) 1	C	0	rD	rA	rB	1 0	1	0	1 0	1	1 0	0 1	EVX	evmwsmiaa

Freescale Semiconductor B-21

Table B-3. Instructions (Binary) by Form

Mnemonic	0	1	2	3	4	5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21	22	23	24	25	26	27	28	29	30	31	Form	Mnemonic
evmwsmian	0	0	0	1	0	0	rD	rA	rB	1	0	1	1	1	0	1	1	0	0	1	EVX	evmwsmian
evmwssf	0	0	0	1	0	0	rD	rA	rB	1	0	0	0	1	0	1	0	0	1	1	EVX	evmwssf
evmwssfa	0	0	0	1	0	0	rD	rA	rB	1	0	0	0	1	1	1	0	0	1	1	EVX	evmwssfa
evmwssfaa	0	0	0	1	0	0	rD	rA	rB	1	0	1	0	1	0	1	0	0	1	1	EVX	evmwssfaa
evmwssfan	0	0	0	1	0	0	rD	rA	rB	1	0	1	1	1	0	1	0	0	1	1	EVX	evmwssfan
evmwumi	0	0	0	1	0	0	rD	rA	rB	1	0	0	0	1	0	1	1	0	0	0	EVX	evmwumi
evmwumia	0	0	0	1	0	0	rD	rA	rB	1	0	0	0	1	1	1	1	0	0	0	EVX	evmwumia
evmwumiaa	0	0	0	1	0	0	rD	rA	rB	1	0	1	0	1	0	1	1	0	0	0	EVX	evmwumiaa
evmwumian	0	0	0	1	0	0	rD	rA	rB	1	0	1	1	1	0	1	1	0	0	0	EVX	evmwumian
evnand	0	0	0	1	0	0	rD	rA	rB	0	1	0	0	0	0	1	1	1	1	0	EVX	evnand
evneg	0	0	0	1	0	0	rD	rA	///	0	1	0	0	0	0	0	1	0	0	1	EVX	evneg
evnor	0	0	0	1	0	0	rD	rA	rB	0	1	0	0	0	0	1	1	0	0	0	EVX	evnor
evor	0	0	0	1	0	0	rD	rA	rB	0	1	0	0	0	0	1	0	1	1	1	EVX	evor
evorc	0	0	0	1	0	0	rD	rA	rB	0	1	0	0	0	0	1	1	0	1	1	EVX	evorc
evrlw	0	0	0	1	0	0	rD	rA	rB	0	1	0	0	0	1	0	1	0	0	0	EVX	evrlw
evrlwi	0	0	0	1	0	0	rD	rA	UIMM	0	1	0	0	0	1	0	1	0	1	0	EVX	evrlwi
evrndw	0	0	0	1	0	0	rD	rA	UIMM	0	1	0	0	0	0	0	1	1	0	0	EVX	evrndw
evsel	0	0	0	1	0	0	rD	rA	rB	0	1	0	0	1	1	1	1	•	crfS	;	EVX	evsel
evslw	0	0	0	1	0	0	rD	rA	rB	0	1	0	0	0	1	0	0	1	0	0	EVX	evslw
evslwi	0	0	0	1	0	0	rD	rA	UIMM	0	1	0	0	0	1	0	0	1	1	0	EVX	evslwi
evsplatfi	0	0	0	1	0	0	rD	SIMM	///	0	1	0	0	0	1	0	1	0	1	1	EVX	evsplatfi
evsplati	0	0	0	1	0	0	rD	SIMM	///	0	1	0	0	0	1	0	1	0	0	1	EVX	evsplati
evsrwis	0	0	0	1	0	0	rD	rA	UIMM	0	1	0	0	0	1	0	0	0	1	1	EVX	evsrwis
evsrwiu	0	0	0	1	0	0	rD	rA	UIMM	0	1	0	0	0	1	0	0	0	1	0	EVX	evsrwiu
evsrws	0	0	0	1	0	0	rD	rA	rB	0	1	0	0	0	1	0	0	0	0	1	EVX	evsrws
evsrwu	0	0	0	1	0	0	rD	rA	rB	0	1	0	0	0	1	0	0	0	0	0	EVX	evsrwu
evstdd	0	0	0	1	0	0	rD	rA	UIMM <sup>1</sup>	0	1	1	0	0	1	0	0	0	0	1	EVX	evstdd
evstddx	0	0	0	1	0	0	rS	rA	rB	0	1	1	0	0	1	0	0	0	0	0	EVX	evstddx
evstdh	0	0	0	1	0	0	rS	rA	UIMM <sup>1</sup>	0	1	1	0	0	1	0	0	1	0	1	EVX	evstdh
evstdhx								rA	rB	0	1	1	0	0	1	0	0	1	0	0	EVX	evstdhx
evstdw								rA	UIMM <sup>1</sup>	0	1	1	0	0	1	0	0	0	1	1	EVX	evstdw
evstdwx	0	0	0	1	0	0	rS	rA	rB	0	1	1	0	0	1	0	0	0	1	0	EVX	evstdwx
evstwhe	0	0	0	1	0	0	rS	rA	UIMM <sup>3</sup>	0	1	1	0	0	1	1	0	0	0	1	EVX	evstwhe

B-22 Freescale Semiconductor

Table B-3. Instructions (Binary) by Form

Mnemonic	0	1	2	3	2	4 5	6 7	8 9	10 11	12 13 14 15	16 17 18 19 20	21	22	23	24	25	26	27	28	29	30	31	Form	Mnemonic
evstwhex	0	0	0	1	(	0 0		rS		rA	rB	0	1	1	0	0	1	1	0	0	0	0	EVX	evstwhex
evstwho	0	0	0	1	(	0 0		rS		rA	UIMM <sup>3</sup>	0	1	1	0	0	1	1	0	1	0	1	EVX	evstwho
evstwhox	0	0	0	1	(	0 0		rS		rA	rB	0	1	1	0	0	1	1	0	1	0	0	EVX	evstwhox
evstwwe	0	0	0	1	(	0 0		rS		rA	UIMM <sup>3</sup>	0	1	1	0	0	1	1	1	0	0	1	EVX	evstwwe
evstwwex	0	0	0	1	(	0 0		rS		rA	rB	0	1	1	0	0	1	1	1	0	0	0	EVX	evstwwex
evstwwo	0	0	0	1	(	0 0		rS		rA	UIMM <sup>3</sup>	0	1	1	0	0	1	1	1	1	0	1	EVX	evstwwo
evstwwox	0	0	0	1	(	0 0		rS		rA	rB	0	1	1	0	0	1	1	1	1	0	0	EVX	evstwwox
evsubfsmiaaw	0	0	0	1	(	0 0		rD		rA	///	1	0	0	1	1	0	0	1	0	1	1	EVX	evsubfsmiaaw
evsubfssiaaw	0	0	0	1	(	0 0		rD		rA	///	1	0	0	1	1	0	0	0	0	1	1	EVX	evsubfssiaaw
evsubfumiaaw	0	0	0	1	(	0 0		rD		rA	///	1	0	0	1	1	0	0	1	0	1	0	EVX	evsubfumiaaw
evsubfusiaaw	0	0	0	1	(	0 0		rD		rA	///	1	0	0	1	1	0	0	0	0	1	0	EVX	evsubfusiaaw
evsubfw	0	0	0	1	(	0 0		rD		rA	rB	0	1	0	0	0	0	0	0	1	0	0	EVX	evsubfw
evsubifw	0	0	0	1	(	0 0		rD		UIMM	rB	0	1	0	0	0	0	0	0	1	1	0	EVX	evsubifw
evxor	0	0	0	1	(	0 0		rD		rA	rB	0	1	0	0	0	0	1	0	1	1	0	EVX	evxor

<sup>&</sup>lt;sup>1</sup> d = UIMM \* 8

B-23 Freescale Semiconductor

<sup>&</sup>lt;sup>2</sup> d = UIMM \* 2 <sup>3</sup> d = UIMM \* 4



B-24 Freescale Semiconductor