



# **VHDL CodeCount™**

## **Counting Standard**

*University of Southern California*

**Center for Systems and Software Engineering**

August , 2012

## **Revision Sheet**

<b>Date</b>	<b>Version</b>	<b>Revision Description</b>	<b>Author</b>
July 23 2012	1.0	Original Release	CSSE

# Table of Contents

No.	Contents	Page No.
1.0	Definitions	4
1.1	SLOC	4
1.2	Physical SLOC	4
1.3	Logical SLOC	4
1.4	Data declaration line	4
1.5	Compiler directive	4
1.6	Blank line	5
1.7	Comment line	5
1.8	Executable line of code	5
2.0	Checklist for source statement counts	6
3.0	Examples of logical SLOC counting	
3.0.1	Sequential Statements	7
3.0.2	Concurrent Statements	10
3.0.3	Declaration or Data Lines	11
3.0.4	Design Units	12
3.1	Notes on Special Character Processing	15

# 1. Definitions

- 1.1. **SLOC** – Source Lines of Code is a unit used to measure the size of software program. SLOC counts the program source code based on a certain set of rules. SLOC is a key input for estimating project effort and is also used to calculate productivity and other measurements.
- 1.2. **Physical SLOC** – One physical SLOC is corresponding to one line starting with the first character and ending by a carriage return or an end-of-file marker of the same line, and which excludes the blank and comment line.
- 1.3. **Logical SLOC** – Lines of code intended to measure “statements”, which normally terminate by a semicolon (C/C++, Java, C#, Verilog, VHDL) or a carriage return (VB, Assembly), etc. Logical SLOC are not sensitive to format and style conventions, but they are language-dependent.
- 1.4. **Data declaration line or data line** – A line that contains declaration of data and used by an assembler or compiler to interpret other elements of the program.

There are two major kinds of objects used to hold data. They are SIGNAL and VARIABLE. These represent the actual data that is present in hardware. The data types below help in describing the type of data is represented by the signal or variable.

The following table lists the VHDL keywords that denote data declaration lines:

bit	bit_vector	integer
boolean	Real	character
std_logic	std_ulogic	string
std_logic_vector	std_logic_vector	time

- 1.5. **Compiler Directives** – A statement that tells the compiler how to compile a program, but not what to compile.

PRAGMA (compiler directive for VHDL) allow to give additional information to the VHDL compiler. Although, it has no influence on the code, it changes the behavior.

1.6.

Translation Stop / Start	Resolution Function	Component Implication
-- pragma translate_off	-- pragma resolution_method wired_and	-- pragma map_to_entity entity_name
-- pragma translate_on	-- pragma resolution_method wired_or	-- pragma return_port_name port_name
-- pragma synthesis_off	-- pragma resolution_method three_state	
-- pragma synthesis_on		

**line** – A physical line of code, which contains any number of white space characters (spaces, tabs, form feed, carriage return, line feed, or their derivatives).

1.7. **Comment Line** – A comment is defined as a string of zero or more characters that follow language-specific comment delimiter.

VHDL comment are specified by the delimiter, -- (two dashes), at the beginning of the line. There is no facility for a block comment. If more than one line has to be commented, each line must have the delimiter.

1.8. **Executable Line of code** – A line that contains software instruction executed during runtime and on which a breakpoint can be set in a debugging tool. An instruction can be stated in a simple or compound form.

1.9. **An executable line of code may contain the following program control statements**

- Selection statements (if, conditional operator, switch)
- Iteration statements (for, while, do-while)
- Empty statements (one or more “;”)
- Jump statements (return, goto, break, continue, exit function)
- Expression statements (function calls, assignment statements, operations, etc.)
- Block statements
- An executable line of code may not contain the following statements:
  - Compiler directives
  - Data declaration (data) lines
  - Whole line comments, including empty comments and banners
  - Blank lines

## 2.0 Checklist for source statement counts

<u>PHYSICAL SLOC COUNTING RULES</u>			
MEASUREMENT UNIT	ORDER OF PRECEDENCE	PHYSICAL SLOC	COMMENTS
<b>Executable Lines</b>	1	One per line	Refer to examples
<b>Non-executable Lines</b>			
Data Declaration	2	One per line	Refer to Data Declaration Section
Library Clause	3	One per line	Refer Definitions Section
Use Clause	4	One per line	none
Compiler Directive	5	One per line	Refer Definitions Section
Comments	6	Not Included	Refer Definitions Section
Blank Lines	7	Not Included	Refer Definitions Section

<u>LOGICAL SLOC COUNTING RULES</u>				
NO.	STRUCTURE	ORDER OF PRECEDENCE	LOGICAL SLOC RULES	COMMENTS
1	Statements ending with semi-colon	1	Count once per statement, including empty statement	none
2	Block statements Begin and end	2	Count the beginning of every block, do not count end	Refer to examples for more details
3	Declaration statements	3	Count the beginning, independent statements ending with semicolon within declaration, do not count end	Refer to types and subtypes, records etc
4	Defining a block in Design units	4	Do not count beginning brace, count ending brace with semicolon [ ); ] Same rules apply for begin & end	Refer to Design Unit examples

### 3.0 Examples of logical SLOC counting

#### SEQUENTIAL STATEMENTS

##### IF Statement

##### ESS1 – IF, ELSE, ELSEIF STATEMENTS

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
<b>if</b> <condition> <b>then</b> expression; <b>end if</b> ;	if reset = '1' then value <= 0; end if;	1 1 0
<b>if</b> <condition 1> <b>then</b> expression 1; <b>else</b> expression 2; <b>end if</b> ;	if reset = '1' then value <= 0; <b>else</b> value <= input; end if;	1 1 0 1 0
<b>if</b> <condition 1> <b>then</b> expression 1; <b>elseif</b> <condition 2> <b>then</b> expression 2; <b>else</b> expression 3; <b>end if</b> ;	if reset = '1' then value <= 0; elseif enable = '1' then value <= input; <b>else</b> value <= previous; end if;	1 1 1 1 0 1 0
<b>NOTE: expression can be a group of statements enclosed between “begin” and “end” statements. They are not to be counted. (to be treated as “{” and “}” in c)</b>		

##### CASE Statement

##### ESS2- CASE STATEMENTS

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
<b>case</b> <expression> <b>is</b> <b>when</b> <choice 1> => statements; <b>when</b> <choice 2> => statements; <b>when others</b> => statements; <b>end case</b> ;	case X is when 0 => out <= A; when 1 to 5 => out <= B; when others => out <= C; end case;	1 0 1 0 1 0 1 0

**WAIT Statement****ESS3 – WAIT**

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
<b>wait</b> [ <b>on</b> sensitivity-list ] [ <b>until</b> <i>boolean-expression</i> ] [ <b>for</b> <i>time-expression</i> ] ‘;’	<b>WAIT ON</b> s; -- Wait for value changes on s <b>WAIT ON</b> s <b>UNTIL</b> s = ‘1’; -- Wait for a rising edge on s <b>WAIT UNTIL</b> s = ‘1’; -- Wait for a rising edge on s <b>WAIT</b> ; -- Never passed <b>WAIT FOR</b> 10 ns; -- Pass WAIT after 10 ns	1 0 1 0 1 0 1 0 1 0

**LOOP, NEXT, EXIT Statement****ESS4 – LOOP,NEXT,EXIT**

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
[ <i>loop-label</i> ‘:’ ] [ <b>while</b> <i>boolean-expression</i>   <b>for</b> identifier <b>in</b> discrete-range ] <b>loop</b> { sequential statement } <b>end loop</b> [ <i>loop-label</i> ] ‘;’ exit-statement → [ label ‘:’ ] <b>exit</b> [ <i>loop-label</i> ] [ <b>when</b> <i>boolean-expression</i> ] ‘;’	L1: <b>for</b> i <b>in</b> 0 to 9 <b>loop</b> L2: <b>for</b> j <b>in</b> opcodes <b>loop</b> <b>for</b> k <b>in</b> 4 downto 2 <b>loop</b> <b>if</b> k=l <b>next</b> =L2; <b>end loop</b> ; <b>end loop</b> ;	1 1 1 1 0 0

**FUNCTION Statement****ESS5 – Function Declaration & Implementation**

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
<b>function</b> ( identifier   operator ) [ ‘(’ interface-list ‘)’ ] <b>return</b> <i>type-name</i> function-body → function-specification <b>is</b> { subprogram-declarative-item } <b>begin</b> { sequential-statement } <b>end</b> [ <b>function</b> ] [ <i>function-identifier</i>   operator ] ‘;’	-- declaration <b>FUNCTION</b> AnyZeros( <b>CONSTANT</b> v : IN BIT_VECTOR) <b>RETURN</b> BOOLEAN;  -- implementation <b>FUNCTION</b> AnyZeros( <b>CONSTANT</b> v : IN BIT_VECTOR) <b>RETURN</b> BOOLEAN <b>IS</b> <b>BEGIN</b> ..... <b>END FUNCTION</b> AnyZeros;	1  1 1 1 ...



## PROCEDURE Statement

### ESS6- PROCEDURE

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
<b>procedure</b> identifier [ '(' interface-list ')' ] <b>is</b> { subprogram-declarative-item } <b>begin</b> { sequential-statement } <b>end</b> [ <b>procedure</b> ] [ <i>procedure-identifier</i> ] ';'	-- declaration <b>PROCEDURE</b> AnyZeros( <b>CONSTANT</b> inArray : <b>IN</b> BIT_VECTOR; <b>VARIABLE</b> result : <b>OUT</b> BOOLEAN ); -- implementation <b>PROCEDURE</b> AnyZeros( <b>CONSTANT</b> inArray : <b>IN</b> BIT_VECTOR; <b>VARIABLE</b> result : <b>OUT</b> BOOLEAN) <b>IS</b>  <b>BEGIN</b> ..... <b>END PROCEDURE</b> Finish;	1 1 1 0  1 1 1  1 ... 0

(NOTE :interface-list → [ **constant** | **signal** | **variable** | **file** ] identifier { ',' identifier } ':')

## RETURN Statement

### ESS7- RETURN

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
[ label ':' ] <b>return</b> [ expression ] ';'	<b>RETURN</b> FALSE; -- Return the value FALSE	1

## Variable Assignment Statement

### ESS8- Variable Assignment

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
[ label ':' ] ( <i>variable-name</i>   <i>variable-aggregate</i> ) ':=' expression ';'	Variable1 := a <b>or</b> b <b>or</b> c;	1

## Signal Assignment Statement

### ESS9 – Signal Assignment

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
[ label ':' ] ( <i>signal-name</i>   <i>signal-aggregate</i> ) '<=' [ delay-mechanism ] waveform ';'	Signal1 <= a <b>or</b> b <b>or</b> c;	1

**CONCURRENT STATEMENTS****PROCESS Statement**

## ECS1 – PROCESS

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
<b>process</b> [ '(' sensitivity-list ')' ] [ <b>is</b> ] {...} <b>begin</b> { sequential-statement } <b>end</b> [ <b>postponed</b> ] <b>process</b> [ <i>process-label</i> ] ';'	<b>PROCESS</b> <b>BEGIN</b>  ..... <b>END PROCESS;</b>	1 1  ..... 0

**WHEN Statement**

## ECS2 – WHEN statements

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
[ label ':' ] [ <b>postponed</b> ] ( <i>signal-name</i>   <i>signal-aggregate</i> ) '<=' [VALUE] <b>when</b> <i>boolean-expression</i> <b>else</b> ...	Two: s <= '1' <b>WHEN</b> sel = "00" <b>ELSE</b> <b>UNAFFECTED WHEN</b> sel ="11" <b>ELSE</b> '0';	1 0 1 0 1

**SELECT Statement**

## ECS3 – SELECT statements

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
[ label ':' ] <b>with</b> expression <b>select</b> ( <i>signal-name</i>   <i>signal-aggregate</i> ) '<=' [ <b>guarded</b> ] [ <i>delay-mechanism</i> ] { waveform <b>when</b> choices ',' } waveform <b>when</b> choice {   choice } ';'	Choose: <b>WITH</b> sel <b>SELECT</b> s <= '1' <b>WHEN</b> "00", '0' <b>WHEN</b> "01";	1 1 1

**BLOCK Statement**

## ECS4 – BLOCK Statements

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
<i>block-label</i> ':' <b>block</b> [ '(' <i>guard-expression</i> ')' ] [ <b>is</b> ] <b>begin</b> { .....(concurrent statements) } <b>End block</b> <i>block-label</i> ;	Block1: <b>BLOCK</b> (en = '1') <b>BEGIN</b> q <= <b>GUARDED</b> d <b>AFTER</b> t; <b>END BLOCK</b> Block1;	1 1 1 0

**DECLARATION OR DATA LINES****OBJECTS DECLARATION Statement****EDS1- OBJECTS**

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
<b>Constant</b> constant_name : expression;	<b>Constant</b> alpha: character := 'a';	1
<b>Variable</b> variable_name : value;	<b>Variable</b> sum : 0;	1
<b>Signal</b> (signal_name, signal_vector_name) : expression;	<b>Signal</b> data_bus :bit_vector ( 0 to 7);	1

**TYPES DECLARATION Statement****ESD2 – TYPES**

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
<b>type</b> identifier <b>is</b> type-indication ‘;’	<b>Type</b> opcodes <b>is</b> (load,store,execute,crash); --(enumeration)	1
	<b>Type</b> small_int <b>is range</b> 0 to 100;	1
	<b>Type</b> glob <b>is record</b>	1
	First : interger;	1
	Second : big_bus;	1
	<b>End record</b> ;	0

**SUBTYPES DECLARATION Statement****ESD3 – SUBTYPES**

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
<b>subtype</b> identifier <b>is</b> subtype-indication ‘;’	<b>Subtype</b> shorter <b>is</b> integer <b>range</b> 0 to 7;	1

## ARRAYS & RECORDS DECLARATION Statement

### ESD4- Declare Arrays & Records

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
<b>--ARRAY</b> <b>type</b> identifier <b>is array</b> '(' <i>type-name</i> <b>range</b> ' <b>&lt;&gt;</b> ' { ',' <i>type-name</i> <b>range</b> ' <b>&lt;&gt;</b> ' } ' <b>&gt;</b> ' <b>of</b> <i>element-subtype-indication</i> ';'	<b>--ARRAY</b> <b>TYPE</b> ArrayType <b>IS ARRAY</b> (4 <b>DOWNTO</b> 0) <b>OF</b> BIT;	1
<b>--RECORD</b> <b>type</b> identifier <b>is record</b> <i>element-declaration</i> { .... } <b>end record</b> [ <i>record-type-name-identifier</i> ] ';'	<b>TYPE</b> Clock <b>IS RECORD</b> { Hour : <b>INTEGER</b> <b>RANGE</b> 0 <b>TO</b> 23; Min : <b>INTEGER</b> <b>RANGE</b> 0 <b>TO</b> 59; Sec : <b>INTEGER</b> <b>RANGE</b> 0 <b>TO</b> 59; } <b>END RECORD</b> Clock;	1 0 1 1 1 0 0

## DESIGN UNITS

### ENTITY Unit

#### EDU1 – ENTITY UNIT

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
<b>entity</b> <entity name> <b>is</b> <b>port</b> ( <port mappings> ); <b>end entity</b> <entity name>;	entity adder is port ( a : in bit; b : in bit; s : out bit; c : out bit ); end entity adder;	1 1 0 1 1 1 1 1 0

NOTE: The entity keyword after end can be omitted

## ARCHITECTURE Unit

### EDU2- ARCHITECTURE UNIT

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
<b>architecture</b> <architecture name> <b>of</b> <entity name> <b>is</b> begin statements; . . . end <b>end architecture</b> <architecture name>;  NOTE: The architecture keyword after end can be omitted	architecture half_adder of adder is begin s <= a xor b; c <= a and b; end end architecture half_adder;	1 1 1 1 0 0

## COMPONENT Unit

### EDU3- COMPONENT UNIT

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
<b>component</b> <component name> <b>is</b> <b>port</b> ( <port mappings> ); <b>end component</b> <component name>;  NOTE: The component keyword after end can be omitted	component flip_flop is port ( d : in bit; q : out bit; clk : in bit; ); end component flip_flop;	1 1 0 1 1 1 1 0

## CONFIGURATION Unit

### EDU4- CONFIGURATION UNIT

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
<b>configuration</b> <config name> <b>of</b> <entity name> <b>is</b> <b>for</b> <architecture name> <use clause> <port mappings> <b>end for</b> <b>end configuration</b> <config name>  NOTE: The component keyword after end can be omitted	configuration config_adder of adder is for full_adder use entity work.adder(half_adder); end for; end config_adder;	1 1 0 0

## PACKAGE Unit

### EDU5- PACKAGE UNIT

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
<b>package</b> <package name> <b>is</b> <package declarations> <b>end package</b> <package name>	package basic_gate is component and_gate is port ( a      : in     bit; b      : in     bit; c      : out    bit; ); end component and_gate; end package basic_gate;	1 1 1 0 1 1 1 1 0 0
<b>package body</b> <package name> <b>is</b> <package body definitions> <b>end package body</b> <package name>	package body basic_gate is entity and2 is port ( in1, in2: in     std_logic; out1     : out    std_logic ); end and2; architecture RTL of and2 is begin out1 <= in1 and in2; end RTL; end package body basic_gate;	1 1 1 0 1 1 0 1 0 1 0 0
NOTE: The package and package body keyword after end can be omitted		

## 3.1 Notes on Special Character Processing

Reserved words in VHDL				
abs	disconnect	is	out	sli
access	downto	label	package	sra
after	else	library	port	srl
alias	elsif	linkage	postponed	subtype
all	end	literal	procedure	then
and	entity	loop	process	to
architecture	exit	map	pure	transport
array	file	mod	range	type
assert	for	nand	record	unaffected
attribute	function	new	register	units
begin	generate	next	reject	until
block	generic	nor	return	use
body	group	not	rol	variable
buffer	guarded	null	ror	wait
bus	if	of	select	when
case	impure	on	severity	while
component	in	open	signal	with
configuration	inertial	or	shared	xnor
constant	inout	others	sla	xor

VHDL OPERATOR	FUNCTIONALITY
**	exponentiation
abs	absolute value
not	complement
*	multiplication
/	division
mod	modulo
rem	remainder
+	unary plus
-	unary minus
+	addition
-	subtraction
&	concatenation
sll	shift left logical
srl	shift right logical
sla	shift left arithmetic
sra	shift right arithmetic
rol	rotate left
ror	rotate right

OPERATOR	FUNCTIONALITY
=	test for equality
/=	test for inequality
<	test for less than
<=	test for less than or equal
>	test for greater than
>=	test for greater than or equal
and	logical and
or	logical or
nand	logical complement of and
nor	logical complement of or
xor	logical exclusive or
xnor	logical complement of exclusive or