

Ceng 111 – Fall 2021 Week 3a

Digital Computation

Credit: Some slides are from the "Invitation to Computer Science" book by G. M. Schneider, J. L. Gersting and some from the "Digital Design" book by M. M. Mano and M. D. Ciletti.




METH Compater Engineering

Andexample problem: Water Tank


HI LO Pump		<u>h Table</u> resentation
0 0 0 0 0 1 1 1 1 1 1 1 X	$0 \longrightarrow Low$ $1 \longrightarrow High$	level is OK level, pump more in level, drain some out uts cannot occur

Schematic Representation



MC171.

Boolean Logic/Algebra



Pump = HI'.LO Drain = HI.LO'

Boolean formula describing the circuit.


The binary addition

Question (Binary notation): 111010 + 11011 = ?




1-bit Half-adder

4	CEN	5111		1-b
gineering As	Hou			
METU Computer Engineering	_ A i			Carry
	0		0	0
	0 0	0 1	1	0
\geq	1	0 1	1	0
	1	1	0	1






1-bit full-adder



	В	CI	S	CO
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


N-bit Adder





Today


- Computer Organization
 - CPU
 - Memory
 - Fetch-decode-execute cycle





Administrative Issues

- Busy hours for lab schedule
- Quiz



Computer Organization

VON NEUMANN ARCHITECTURE & ITS IMPLEMENTATION




Von Neumann Architecture & Its Implementation

- How are instructions coded?
- How are instructions executed?
- How do the different subcomponents interact?
 - Memory
 - ALU
 - The Bus System
 - Registers



The Components of a Computer System

- Von Neumann architecture has four functional units:
 - Memory
 - Input/Output
 - Arithmetic/Logic unit
 - Control unit



- Sequential execution of instructions
- Stored program concept



Instruction Execution





Memory and Cache


Information is stored and fetched from memory subsystem

Memory maps addresses to memory locations

 Cache memory keeps values currently in use in faster memory to speed access times



- RAM (Random Access Memory)
 Often called memory, primary memory
 - Memory made of addressable "cells"
 - Cell size is 8 bits
 - Nowadays, it is 32 or 64 bits.
 - All memory cells accessed in equal time
 - Memory address
 - Unsigned binary number with N bits
 - Address space is then 2^N cells





- Rapid access, low capacity "warehouse"
- Retains information entered through input unit
- Retains info that has already been processed until can be sent to output unit

- Parts of the memory subsystem
 - Fetch/store (or Read/Write) controller
 - <u>Fetch</u>: retrieve a value from memory
 - Store: store a value into memory
 - Memory address register (MAR)
 - Memory data register (MDR)

- Fetch operation
 - The address of the desired memory cell is moved into the MAR
 - Fetch/store controller signals a "fetch," accessing the memory cell
 - The value at the MAR's location flows into the MDR

Store operation

- The address of the cell where the value should go is placed in the MAR
- The new value is placed in the MDR
- Fetch/store controller signals a "store," copying the MDR's value into the desired cell




Cache Memory

- Memory access is much slower than processing time
- Faster memory is too expensive to use for all memory cells
- Locality principle
 - Once a value is used, it is likely to be used again
- Small size, fast memory just for values currently in use speeds computing time





From Computer Desktop Encyclopedia @ 1999 The Computer Language Co. Inc.





80486: (1989)

