
# Compiler technquies to improve ILP

- Static scheduling: Re-ordering
- Loop unrolling

Instruction level



```
for (i=999; i>=0; i --)
x[i] = x[i] + y;
```

Operation on floating point doubles--> 8 bytes of space in memory

```
Loop:
    (F0) 0(R1) // i = R1 = integer reg. F0 = floating pt reg
          F4, F0, F2 //y = F2
     F4<sub>0</sub>(R1)
                                               Dependencies?
            R1, #8
SUBI
       R1,R2 Loop //R2=0
```


```
for (i=999; i>=0; i --)
x[i] = x[i] + y;
```

Dependencies?
And number of stalls?

#### Loop:

```
L.D F0, 0(R1) // i = R1 = integer reg. F0 = floating pt reg ADD.D F4, F0, F2 //y = F2 - floating pt adder pipeline S.D F4, 0(R1) SUBI R1, R1, #8 BNEQ R1,R2 Loop //R2=0
```

#### Stalls



Reorder?

Loop:

L.D F0, 0(R1)

→ Stall ←

ADD.D F4, F0, F2 //y = F2

2 extra stalls +1 stall

due to structural hazard

S.D F4, 0(R1)

SUBI R1, R1, #8

Stall --> fast branching for Branch / decide in ID

BNEQ R1,R2 Loop //R2=0

Breg IF ID EX M W

IF ID EX M W

Structural hazard

## Re-ordering/Scheduling

```
Loop:
                                Loop:
L.D F0, 0(R1)
    > = 1 independent instr
                                L.D F0, 0(R1)
      F4, F0, F2 //y = F2
ADD.D
                              SUBI R1, R1, #8
3 stalls
                               ADD.D F4, F0, F2
S.D F4, 0(R1)
                                3 stalls
SUBI R1, R1, #8
                                S.D F4,
Stall
BNEQ R1,R2 Loop
                                BNEQ R1,R2 Loop
```

5 \* 1000 = 5000 instructions, 2 stalls

#### Re-ordering/Scheduling

Loop:

L.D F0, 0(R1)

Stall

ADD.D F4, F0, F2 //y = F2

3 stalls

S.D F4, 0(R1)

SUBI R1, R1, #8

Stall

BNEQ R1,R2 Loop

Loop:

L.D F0, 0(R1)

SUBI R1, R1, #8

ADD.D F4, F0, F2

3 stalls

S.D F4, 8(R1)

BNEQ R1,R2 Loop

5 \* 1000 = 5000 instructions, 2 stalls

```
for (i=999; i>=0; i--)
                Unroll loop once
   for (i=999; i>=\emptyset; i=i-2)
                                        Half the iterations
x[i] = x[i] + y;
x[i-1] = x[i-1] + y;
```

Regrenaming??

```
Loop:
```

#### Unroll once

```
Loop:
for (i=999; i>=0; i=i-2)
                                 L.D F0, 0(R1)
 x[i] = x[i] + y;
                                          F4, F0, F2
                                 ADD.D
 x[i-1] = x[i-1] + y;
                                 S.D F4, 0(R1)
      Ld x Li)
x (i+)
                                          -8(R1)
                                 ADD.D
                                        R1, R1, 16
                                 BNEQ R1,R2 Loop
```

Increase in instructions?


#### Unroll once --> half the iterations

```
Loop:
for (i=999; i>=0; i=i-2)
\{x[i] = x[i] + y;
                               L.D F0, 0(R1)
                               ADD.D F4, F0, F2
  x[i-1] = x[i-1] + y;
} 2(00) = 2(i-2)+4
                               S.D F4, 0(R1)
     ld x(i) foloat
                               L.D F6, -8(R1)
                              ADD.D F8, F6, F2
       \chi(i) ty \int abd
                               S.D F8, -8(R1)
                               SUBI R1, R1, 16
                               BNEQ R1,R2 Loop
```

#### stalls

```
L.D
         F0, 0(R1)
→ Stall
   ADD.D
            F4, F0, F2
   3 stalls
         F4, 0(R1)
  S.D
         F6, -8(R1)
   L.D
   Stall
                                    \gamma(i-1)
   ADD.D
            F8, F6, F2
   3 stalls
         F8, -8(R1)
   S.D
   SUBI R1, R1, 16
   Stall
   BNEQR1,R2 Loop
```

# Re-ordering/Scheduling



#### Unroll thrice

Need to change reg names --> 16 stalls

L.D F0, 0(R1)

ADD.D F4, F0, F2

S.D F4, 0(R1)

L.D F6, -8(R1)

ADD.D F8, F6, F2

S.D F8, -8(R1)

L.D F0, 0(R1)

ADD.D F4, F0, F2

S.D F4, 0(R1)

F0, 0(R1) L.D

ADD.D F4, F0, F2

F4, 0(R1) S.D

SUBI R1, R1, 16

BNEQR1,R2 Loop

Twice



L.D F0, 0(R1)

105

1

100

F6, -8(R1) L.D

Load

Load

ADD.D F4, F0, F2

►ADD.D F8, F6, F2

Schedule/Re- Add

order

No stalls

SUBI R1, R1, 16

S.D F4, 16(R1)

S.D F8, 8(R1)

Store


Add


Store


BNEQ R1,R2 Loop


for (i=999; i>=0; i=i-2)x[i] = x[i] + y;x[i-2] = x[i-2] +x[i-3] = x[i-3] + y;















Exceptions

3 Multi-core

2 Cachecoherency



#### Acknowledgements

- Compiler Optimizations for Exposing ILP IIT Madras
- Loop Unrolling Benefits Georgia Tech