
Caches - 3

Multi-level caches

- L1 D cache for Data
 - Loads/Stores- Rd/Wr
- L1- I cache for Instructions
 - Only Loads/Reads
- L2, L3- onwards are Unified (D+I)
- In general, loads are more critical than stores

FastMATH processor



Inclusion and exclusion policy in multi level caches


Inclusive policy

These are set associative L1 and L2 caches, not Direct mapped caches


L2 ways >> L1 ways if there is an L1 L1 L1 L1 L1 eviction of Y from L2, it sends a back Back Invalidation invalidation to the L1 cache, so that X inclusion is not violated. L2 L₂ L2 L2 L2 Eliminate from L1 as well Read X Misses: Read Y Misses: Evict X from L1 Evict Y from L2 Initial State Install X in both L1 Install Y in both L1 (d) (e) (a) and L2. and L2. Retain in L2. X can be (b) (c) a hit in L2 next time

Every block existing in the first level also exists in the next level. L1 is a subset of L2


L2 is said to be inclusive of L1 Intel quad- core processor with inclusive L2 caches and L3 cache





X, Y, Z, A, B




Z A








Exclusive policy



If the lower level cache contains only blocks that are not present in the higher level cache, then the lower level cache--> exclusive of the higher level cache

AMD Opteron with 512kB L2 cache – exclusive of L1

Non-inclusive, non-exclusive policy (NINE)



AMD Opteron with NINE L3 cache

in inclusive)
Retain in L1 even
if not present in
L2

9

Comparison

- Inclusive:
 - +??
 - ??
- Exclusive
 - +??
 - ??

Comparison

Inclusive:

- + L1 evictions do not fill up L2--> silent eviction of clean lines, which is faster, less power
- + advantageous if L1 is small. Duplication is less.
- Wasted cache capacity due to duplication
- Maintaining inclusion takes effort (forced evictions from L1) and back invalidation
- More latency to fill up data in the 2 cache levels
- L1 miss --> Higher chances of L2 or L3 miss as compared to exclusive since half the data will be same


Comparison

- Exclusive advantageous if L1 is large
 - + More unique memory capacity, better utilisation of cache space
 - + Fill up L1, without filling up L2- faster
 - + L1 miss --> Higher chances of L2 or L3 hit as compared to inclusive since the data will be different
 - + L2 eviction, need not evict from L1
 - L1 eviction fills up L2 (Fills up L2 even if there is no miss in L2). More work is needed here
 - L2 needs to be large enough to take into account L1's evictions

NINE

- + L2 Fills up only on a miss
- + L1 evicts only on a local miss (not on an L2 eviction)


Victim Cache: Reducing Conflict Misses




- Jouppi, "Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers," ISCA 1990.
- Victim: Use a small (fully-associative) buffer of 4 to 8 entries, to store evicted blocks before going to L2
- Exclusive L2 serves as a victim cache for L1

13


Victim Cache: Reducing Conflict Misses



Associativity Tradeoffs



Increasing associativity requires more comparators and more tag bits per cache block.



CPU performance

Ignoring Write buffer stalls

loads+ Stores

- Memory-stall clock cycles = (Read-stall cycles + Write-stall cycles)
- Memory-stall clock cycles = Memory accesses per Program * Miss rate * Miss penalty
 - -/Miss rate combines read and write miss rates

Calculate the number of memory stall cycles

• Assume the miss rate of an instruction cache is 2% and the miss rate of the data cache is 4%. Assume miss penalty is 100 cycles for all misses, and the number of instructions is 1000.

Assume the frequency of all loads and stores

Data accesses) is 30% = 30% = 30%

Instructions per Program * Miss rate * Miss penalty

Solution Solution Instruction miss cycles = $1 \times 2\% \times 100 = 2 \times 100$ Data miss cycles = $1 \times 30\% \times 4\% \times 100 = 1.2 \times 100$ Memory-stall cycles = $1 \times 30\% \times 4\% \times 100 = 1.2 \times 100$

Ay (Uk-Perinsts) = 1.

Total CPI = Base CPI + Memory-stall cycles(per)

instruction

Local and global miss rate




- Local miss rate: Fraction of references to one level of a cache that miss
 - e.g. L2 local MR = L2 misses/L1 misses
- Global miss rate: Fraction of all references that miss in all levels of a multilevel cache
 - Property of the overall memory hierarchy
 - Global MR is the product of all local MRs
 - Global MR L2

Fraction of total accesses that miss at L1 and L2

Example 11

Suppose we have a processor with a base CPI of 1.0, assuming all references hit in the primary cache, and a clock rate of 4 GHz. Assume a main memory access time of 100 ns. Suppose the miss rate per instruction at the primary cache is 2%, what is the total CPI?




Solution

For the processor with one level of caching,

- Total CPI = Base CPI + Memory-stall cycles per instruction
 - Total CPI = Base CPI + (Miss rate * Miss penalty in terms of clock cycles)
- \rightarrow Clock \neq 4G \rightarrow Period = 0.25ns \rightarrow
 - Miss penalty = 100ns $\sqrt{0.25}$ ns = 400 clock cycles
 - Total CPI= 1.0 + 2% x 400 = 9

Example 12

• Add a secondary cache that has a 5 ns access time for either a hit or a miss and has a "global" miss rate to main memory of 0.5% (reduced).



Solution

MRX MPenalty

5ns --> 20 clock cycles

For a 2 level cache: \(\)



- Total CPI = Base CPI + L1 stalls + L2 stalls
- = 1 + (2% * 20 clk to go to L2) + (0.5% * 400 clk cycles to go to main memory)
- Total CPI= 1.0 + (2% x 20 clock cycles) + (0.5% x 400) = 3.4
- Speed up with L2 = 9/3.4 = 2.6

+ (

Р

2% L1 0.5% L2

5ns

Memory


100ns

Solution

Alternately, if the L2 has a "local" miss rate of 0.5%, then it does not include the L1 misses. In this case, the equation will be:

= 1 + (2% * 20 clk to go to L2) + (0.5% *2% * 400 clk cycles

to go to main memory)



100ns

26

How to reduce miss rates?

- Higher block size?
 - Higher cache size?
- More hierarchies? Multi-level cache
- Higher associativity?

Summary

AMAT = Access Time for 1st level + Miss Rate × MissPenalty

- Larger cache size: Lower miss rate, higher access time, more power
- Larger block size: Take advantage of spatial locality, Higher miss penalty
- More associativity (ways): Lower miss rate
- More intelligent replacement: Lower miss rate, higher cost
- Write policy: More complexity
- How to choose? Simulate different cache organizations on real programs

P-[LIF [12-13] +

Multilevel Cache AMAT

(1) AMAT = L1 HT + L1 MR × L1 Miss penalty

$$-100 = L2 HT + L2 MR \times L2 MP$$

For two levels:

$$\rightarrow - AMAT = L1 HT + L1 MR \times (L2 HT + L2 MR \times L2 MR)$$

Acknowledgements

 https://www.cc.gatech.edu/~hyesoon/fall10/ hw3_sol.html