DM AMAT

SMA
Ind/Erd
Block sizes WB-

Replacement policiesPrefetching

Replacement algorithms


No choice in a direct mapped cache



- Belady's Optimal: L. A. Belady. 1966. A Study of Replacement Algorithms for a Virtual-storage Computer. IBM Syst. J. 5, 2 (June 1966), 78–101.
- FIFO (first-in-first-out)
- LRU (least recently used), pseudo-LRU
- LFU (least frequently used)

Optimal Replacement Policy/ Belady's anamoly?

- [Belady, IBM Systems Journal, 1966]
- Evict block with longest reuse distance
 - i.e. next reference to block is farthest in future
 - Requires knowledge of the future!
 - Can't build it, but can model it with trace
 - Process trace in reverse
- (X,A,B,C,D,X): LRU 4-way SA. How far in the future is X going to be accessed?




LRU


3- Most recent

0- Least recent

ABCDEDF—all in the same index




Maintain counters for each way. Also, check all other counters if they are more than the current one




MRU


3- Most recent1- Least recent

A B C D E D F - all in the same index





Maintain "age bits" for cache-lines and replace based on the largest number





Store the value of how many times it was accessedfrequency instead of when it was used.


Can combine with LRU --> LFRU policy

Psuedo LRU

- LRU disadvantages --> LRU loits
 - Counters for each block. 4 way: 2 bit counter + Keep track of other counters.
 - Update counters on each access
- Pseudo LRU: Single bit
 - $\sqrt{1}$ when accessed
 - √0 is the least recently accessed







Set a block bit to '1' if accessed.

On a hit, no need to check bits of other blocks.

Just set the block to '1'

When the last one is set to '1', zero out the others

Replace a block which has '0' bit, and set the bit to 1. This is done randomly, so not true LRU

Cache Prefetching

- Steven P. Vanderwiel, "Data Prefetch Mechanisms" ACM 2000
- H&P Chapter "Memory Hierarchy design"

Motivation

Cache Prefetcher

- Cache: "on demand" memory fetch policy
 - processor requests a word --> cache miss --> fetch
 - Store only previously accessed data
 - Larger block size --> fetches consecutive words, but ondemand
 - Disadvantage: Evict all blocks (evict useful data)
- Anticipates cache misses and issues a fetch to the memory system--> placed in a prefetch buffer
- Proceeds in parallel to processor computation
- Significantly improve overall program execution


Introduction

Prefetcher

fredret pre-fetch.

Speculate Fetch instructions or data from memory to cache before they are needed

- Data or instruction prefetching
 - Easier to guess instructions
- How?



Hardware based: In processor: watches the stream of instructions or data

Introduction

- What to fetch:
 - Involves predicting which address will be needed in the future
 - Misprediction: Is ok. Prefetched data will not be used
 - Predict based on past patterns
 - Prefetching algorithm
- PreFetch data up in the memory hierarchy before they are actually needed by the processor


Metrics

Accuracy = No of useful prefetches / Total prefetches




Timeliness = When to prefetch?

- Too early
 - Might replace useful data
 - Might get replaced by the time it is used (Stall)
- Too late
 - Processor has to wait (Stall)



Memory accesses 31 units of time--3 mem accesses


19 units of time--3 mem accesses Higher Memory bandwidth Work done by processor is more



■Computation Cache Hit Cache Miss Memory Acesss Prefetch

(c)

Software prefetching



Software prefetching for loops

```
for (int i=0; i<1024; i++) {
     array1[i] = 2 * array1[i];
                  Works well with
                  loops and regular
                  access patterns
for (int i=0; i<1024; i++) {
    prefetch (array1 (i + k)); \lambda
    array1[i] = 2 * array1[i];
        Prefetch k elements ahead
        K= Prefetch distance
        What is k?
        If k=7, Compulsory misses: 0 to 6 will
        be misses
```

- Prefetch instructionsadded either by the programmer or compiler
- compiler
 Prefetch for the next iteration
 - Prefetch directives improve performance

K- - Strided prefetch

Software prefetching for loops

```
for (int i=0; i<1024; i++) {
    array1[i] = 2 * array1[i];
}

Works well with
loops and regular
access patterns

for (int i=0; i<1024; i++) {
    prefetch (array1 [i + k]);
    array1[i] = 2 * array1[i];
}</pre>
```

- Currently i=0--> k=1, Prefetched data might not be available by the next iteration. (Too late)
- i=0, k=20, Prefetched data might come in too early and replace useful data (Too early)

Not easy to predict k at compile time

- Can combine loop unrolling with software prefetching

Software prefetching for loops

Prefetch how many iterations ahead?

- L/S iterations ahead

L = average memory latency in processor cycles

S=shortest execution time of 1 iteration

L = 5 cycles of memory latency

S= 1 cycle

Prefetch how many iterations ahead?

-- 5 iterations ahead

Limitations

- Works for Regular and predictable array accesses
- Code expansion, more instructions
- Statically done by compiler, does not exploit runtime information —
- Programmer has to do this manually

Hardware prefetching

- Sequential prefetching
- Strided (distance) prefetching


Static Dynamic Loupiler ourtine

Sequential prefetching

- Prefetch next block y+1 if y is a miss

Strided.

If y+1 is already in cache, do not prefetch



Demand fetch means miss No prefetch generated here since it was a hit

Overall 2 misses

Tagged prefetching

A tag bit with each cache line

- Initially Result

Reset to 0 on replacement

Prefetch


When the line is referenced

- Brought into cache on demand (after a miss)

1) -> () referon

Prefetch is initiated when tag changes from 0 --> 1, that is, if the line is referenced (indicated by arrow)

- When a data is prefetched and accessed, more confidence in prediction



Block 1--> Initially 0, changed to 1 Initiate prefetch for next block

Block 2 is referenced and is a hit. 0--> 1 Initiate prefetch for next block


Overall 1 miss

Strided prefetching

- Strided (distance) prefetching: Consecutive blocks that are fetched are "y" addresses apart
 - Block b, b+ y, b+ 2y?
- Check 2 consecutive loads, and the distance between their memory accesses. Set this as the stride
 - Predict their access pattern


Where to place the prefetched data - is a design choice H/W based stream buffers

- Placing in cache is easiest --> Pollutes the cache. Replaces useful data
- Buffers: k subsequent addresses are fetched into a buffer of depth k:
 - Eg- k=4--> Miss on A fetches A+1, till A+4 Sequential/ Next-line prefetching
- Multiple streams for multiple misses



29

Multiple Stream buffers for data




- Each stream buffer holds one stream of sequentially prefetched cache lines
- On a cache/load miss, check the head of all stream buffers for an address match
 - Hit, pop the entry from FIFO, update the cache with data.
 Fetch the next in line data
 - Miss-- allocate a new stream buffer to the new miss address
 - If all streams are full, replace a stream buffer following LRU policy
- L2 and stream buffer can be checked parallely




- Where to place the buffer: btn L1 and L2, memory to L2?
 - When to access the buffer (parallel vs. serial with cache)
- When to move the data from the prefetch buffer to cache
 - Size the prefetch buffer

Overall system



Performance



Speedup due to hardware prefetching on Intel Pentium 4 with hardware prefetching turned on

H&P – Quantitative approach

Acknowledgements

- TU Berlin, Software and Hardware Prefetching
- UCB- CS 152
 https://inst.eecs.berkeley.edu/~cs152/sp16/lectures/L06-Memory.pdf