

Diverse pipeline

→ Int

IF ID EX1 2 3 4 | M W  
IF ID - - - - - EX1 4  
a

FP mul (a) b, c  
Store double a, 0.1M

0 + M

→

→

→

→

Value Producing instruction	Consuming instruction	Pipeline Latency/Number of stalls
FP ALU op	Another FP ALU op	3 ✓
FP ALU op (path2)	Store double (path 1)	2 + 1 for structural hazard ✓
Load double	FP ALU op	1
Load double	Store double	0

# Loop unrolling

```
for (i=999; i>=0; i --)
```

```
⇒ x[i] = x[i] + y;
```

Operation on floating point doubles--> 8 bytes of space in memory

# Loop unrolling

for (i=999; i>=0; i --)  
x[i] = x[i] + y;

memory

compile

$x[i]$   
 $M[0+R1]$

Loop:

L.D F0, 0(R1) // i = R1 = integer reg. F0 = floating pt reg

FADD.D F4, F0, F2 // y = F2

S.D F4, 0(R1)

SUBI R1, R1, #8

BNEQ R1, R2 Loop // R2=0


Dependencies?

# Loop unrolling

In-order WB.


```
for (i=999; i>=0; i--)
    x[i] = x[i] + y;
```

Dependencies?  
And number of stalls?




Loop:

```
L.D F0, 0(R1) // i = R1 = integer reg. F0 = floating pt reg
ADD.D F4, F0, F2 // y = F2 - floating pt adder pipeline
S.D F4, 0(R1)
SUBI R1, R1, #8
BNEQ R1, R2, Loop // R2=0
```



# Stalls



Loop:

L.D F0, 0(R1)

Stall

ADD.D F4, F0, F2 //y = F2

2 extra stalls +1 stall

due to structural hazard

S.D F4, 0(R1)

SUBI R1, R1, #8


Stall --> fast branching for Branch / decide in ID

BNEQ R1, R2 Loop //R2=0

sub  
bneq

3 stalls

Reorder?



LD ← ST  
Add → 3 ST  
SD  
sub ← 1 ST  
bneq

# Re-ordering/Scheduling

Loop:

L.D F0, 0(R1)

Stall

ADD.D F4, F0, F2 //y = F2

3 stalls

S.D F4, 0(R1)

SUBI R1, R1, #8

Stall

BNEQ R1, R2 Loop

Loop:

L.D F0, 0(R1)

SUBI R1, R1, #8

ADD.D F4, F0, F2

3 stalls

S.D F4, 0(R1)

BNEQ R1, R2 Loop

5 \* 1000 = 5000 instructions, 2 stalls

# Re-ordering/Scheduling

Loop:

L.D F0, 0(R1)

Stall

ADD.D F4, F0, F2 //y = F2

3 stalls

S.D F4, 0(R1)

SUBI R1, R1, #8

Stall

BNEQ R1, R2 Loop

Loop:

L.D F0, 0(R1)

SUBI R1, R1, #8

ADD.D F4, F0, F2

3 stalls

S.D F4, 8(R1)

BNEQ R1, R2 Loop

5 \* 1000 = 5000 instructions, 2 stalls



# Loop unrolling

$\downarrow 1000$   
 $\{ \text{for } (i=999; i \geq 0; i--)$   
 $\quad x[i] = x[i] + y;$

$\leftarrow$  loop

Unroll loop once

$\downarrow$   
 $\text{for } (i=999; i \neq 0; i=i-2)$   
 $\{$

$\downarrow$   
 $\quad x[i] = x[i] + y;$   
 $\quad x[i-1] = x[i-1] + y;$   
 $\}$

Half the iterations

$\} \cdot \text{Compute.}$

$i=1$

$x[0] = 1, 0$

Once

# Loop unrolling

```
for (i=999; i>=0; i=i-2)
{
  x[i] = x[i] + y;
  x[i-1] = x[i-1] + y;
}
```

Loop:

L.D F0, 0(R1)

ADD.D F4, F0, F2

S.D F4, 0(R1)

L.D F0, 0(R1)

ADD.D F4, F0, F2

S.D F4, 0(R1)

SUBI R1, R1, #8

BNEQ R1, R2, Loop

LD F0, 0(R1)  
~~LD F0, 8(R1)~~  
 Add F4, F0, F2  
 Add F4, F0, F2

→ 1 ST  
 → 3 ST

→ 1 ST  
 → 3 ST

??

Control hazards.

## Unroll once

```
for (i=999; i>=0; i=i-2)
{
    x[i] = x[i] + y;
    x[i-1] = x[i-1] + y;
}
```

Loop:

L.D F0, 0(R1)

ADD.D F4, F0, F2

S.D F4, 0(R1)

L.D F6, -8(R1)

ADD.D F8, F6, F2

S.D F8, -8(R1)

SUBI R1, R1, 16

BNEQ R1, R2 Loop

Reg.

Unroll loop.  
↓  
Rename  
↓  
Reorder instr.

Increase in instructions ?

## Unroll once --> half the iterations

```
for (i=999; i>=0; i=i-2)
{
    x[i] = x[i] + y;
    x[i-1] = x[i-1] + y;
}
```

→  $x(i-2) = x(i-2) + y$

↓

LD  
add  
SD

Loop:

```
L.D  F0, 0(R1)
ADD.D  F4, F0, F2
S.D  F4, 0(R1)
L.D  F6, -8(R1)
ADD.D  F8, F6, F2
S.D  F8, -8(R1)
SUBI  R1, R1, 16
BNEQ  R1, R2, Loop
```

LD  
Add  
SD

8 \* 500 = 4000 instructions  
Stalls?

# stalls

L.D F0, 0(R1)

Stall

ADD.D F4, F0, F2

3 stalls

S.D F4, 0(R1)

L.D F6, -8(R1)

Stall

ADD.D F8, F6, F2

3 stalls

S.D F8, -8(R1)

SUBI R1, R1, 16

Stall

BNEQ R1, R2 Loop

# Re-ordering/Scheduling

f ↓ Stalls.  
+ ↓ Control hazards

L.D F0, 0(R1)

Stall

ADD.D F4, F0, F2

3 stalls

S.D F4, 0(R1)

L.D F6, -8(R1)

Stall

ADD.D F8, F6, F2

3 stalls

S.D F8, -8(R1)

SUBI R1, R1, 16

Stall

BNEQ R1, R2 Loop

4) - Add.

I-cache.

L.D F0, 0(R1)

L.D F6, -8(R1)

renaming useful here

ADD.D F4, F0, F2

ADD.D F8, F6, F2

SUBI R1, R1, 16

S.D F4, 16(R1)

S.D F8, 8(R1)

BNEQ R1, R2 Loop

Code size

Reg pres

1024x1024

1024clk  
16

Reduced stalls--> better CPI

Reduced instructions  $8 * 500 = 4000$

Exec time = Instr \* CPI \* clk cycle time

# Unroll ~~thrice~~ twice

Need to change reg names --> 16 stalls

```

L.D  F0, 0(R1)
ADD.D F4, F0, F2
S.D  F4, 0(R1)
L.D  F6, -8(R1)
ADD.D F8, F6, F2
S.D  F8, -8(R1)
L.D  F0, 0(R1)
ADD.D F4, F0, F2
S.D  F4, 0(R1)
L.D  F0, 0(R1)
ADD.D F4, F0, F2
S.D  F4, 0(R1)
SUBI R1, R1, 16
BNEQ R1, R2 Loop
    
```

Twice

Unrolled code

```


L.D  F0, 0(R1)
L.D  F6, -8(R1)
Load
Load
ADD.D F4, F0, F2
ADD.D F8, F6, F2
Add
Add
SUBI R1, R1, 16
S.D  F4, 16(R1)
S.D  F8, 8(R1)
Store
Store
BNEQ R1, R2 Loop
    
```


Schedule/Reorder  
No stalls

```


for (i=999; i>=0; i=i-2)
{
    x[i] = x[i] + y;
    x[i-1] = x[i-1] + y;
    x[i-2] = x[i-2] + y;
    x[i-3] = x[i-3] + y;
}
    
```

MA-MUL Rename  
MAC-SPMV  
Reorder  
abstc  
EPYC












# Core2 architecture

Front end





# Acknowledgements

- Compiler Optimizations for Exposing ILP – IIT Madras
- Loop Unrolling Benefits - Georgia Tech