

Introduction to Caches



Processor-memory performance gap – extremely slow access time



Four-issue 3GHz superscalar accessing 100ns DRAM could execute 1,200 instructions during the time for one memory access!

Need for a better memory

- Need large, fast, and less expensive memory
 - Large memories are slow
 - Fast memories are expensive
- Can we use a hierarchal system of memories?
- Most often-used data in a small, fast SRAM (on the CPU die)
- Go to Main Memory rarely

Locality – property of a program

Temporal Locality: If a location is referenced it is likely to be referenced again in the near future.

Eg- Loops : 3, 209, 5 3, 12, 24, 3 times

Exploit temporal locality by remembering the contents of recently accessed addresses.

Spatial acality: If a location is referenced it is likely t

Spatial Locality: If a location is referenced it is likely that locations/addresses near it will be referenced in the near future.

Eg-Arrays. 4, 78, <u>34, 35, 36, 109</u>

Exploit spatial locality by fetching data around recently accessed addresses.

Example

- For (i=0;i<100;i++)A[i] = B[i] + 100
- B[i] array repeated reference to nearby address locations


Cache! (Cash \$)

Low data Men addres - Cache hit Cache wiss


Sw-Wk Small,
Fast Onchip
Memory
Level 1- Cache

- Library analogy frequently accessed books are on the desk
- Cache- retains data from recently accessed locations. On chip – faster than off-chip.
- Block (or line) The minimum unit of information that can be either present/transferred in a cache

Hierarchies



Accessing data



- Processor sends address to the cache
 - Cache hit: Data present, return it
 - Cache miss: Data not in cache
 - Fetch data from memory, send to processor
 - Retain this data in cache (replace some data)


Performance


- To improve performance:
 - Reduce the hit time
 - Reduce the miss rate
 - Reduce the miss penalty

Types of caches

- Direct mapped caches
 - Associative caches
 - Fully associative
 - N-way set associative

Basics of caches











How do we know if a data is in the cache?

How do we find it?


Direct mapped




- A direct-mapped cache with eight entries.
- Addresses of memory words between 0 and 31 map to the cache
- Each word in memory maps into a single cache line



Mapping



- An address X maps to the direct-mapped cache word = X modulo 8
- (Block address) modulo (Number of blocks in the cache)
- $\log_2(8) = 3$ bits are used as the **cache index**
- Addresses 00001, 01001, 10001 and 11001 map to entry 001 of the cache



Each cache location can contain the contents of several memory locations.


How do we map the correct data?

Tag --> Higher order two bits of the memory

Problems: Collisions


Direct mapped

Cache with 4 blocks uses 2 lower bits from main memory for addressing




Direct mapped (DM)

- Concept of a <u>tag</u> and an index
- Usually a <u>valid bit</u> is added to check if the data is valid
 - For eg- on startup cache entries are invalid




Direct mapped (DM)

A valid bit is added to check if the data is valid



Concept of a block




0x0000B

from in memory

32bit

Data

Concept of a block





Each memory block has 4 bytes of data

Each block maps to a specific line in the cache


Thus a cache line contains a single word or 4 bytes of data

Example – 8 line cache





Concept of a block




DM cache implementation

Address (showing bit positions) 32

Cache tag and address tag match: Hit Else Miss

How many tag bits? Index bits? Byte offset bits?



Accessing a cache of 8 block 1 Line cache

	Decimal address of reference	Binary address of reference
W;[(22 –	10110 _{two}
2	26	11010 _{two}
3	22	10110 _{two}
4 [26	11010 _{two}
5	16	10000 _{two}
6	3	00011 _{two}
7	16	10000 _{two}
8	18	10010 _{two}
9	16	10000 _{two}

3 blo	ock c	ache – iı	nitially empty
Index		Tag	Data

• /				
•	Index		Tag	(Data)
	OOD	N		
1	00/4	N	•	
	/ 9 1 /	N		
/	011	N		
9	1/0¢/	N		
	101	N		
	110/	N		
	111/	N		
- (<u>, </u>			

for all addresses Address 22 - Miss or hit? Cache content?

Decimal address of reference	Binary address of reference
22	10110 _{two}
26	11010 _{two}
22	10110 _{two}
26	11010 _{two}
16	10000 _{two}
3	00011 _{two}
16	10000 _{two}
18	10010 _{two}
16	10000 _{two}

8 block cache – initially empty

Index	٧	Tag	Data
000	N		
001	N		
010	N		
011	N		
100	N		
101	N		
110	N		
111	N		

Address 22 - Miss

Index	V	Tag	Data
000	N		
001	N		
010	N		
011	N		
100	N		
101	N		
110	Υ	10 _{two}	Memory (10110 _{two})
111	N		

Decimal address of reference	Binary address of reference
22	10110 _{two}
26	11010 _{two}
22	10110 _{two}
26	11010 _{two}
16	10000 _{two}
3	00011 _{two}
16	10000 _{two}
18	10010 _{two}
16	10000 _{two}

Address 26 - Miss

Index	V	Tag	Data
000	N		
001	N		
010	Υ	11 _{two}	Memory (11010 _{two})
011	N		
100	N		
101	N		
110	Υ	10 _{two}	Memory (10110 _{two})
111	N		

Next Address 22 and 26 - Hit

Decimal address of reference	Binary address of reference
22	10110 _{two}
26	11010 _{two}
22	10110 _{two}
26	11010 _{two}
16	10000 _{two}
3	00011 _{two}
16	10000 _{two}
18	10010 _{two}
16	10000 _{two}


Address 16 - Miss

Index	٧	Tag	Data
000	Υ	10 _{two}	Memory (10000 _{two})
001	N		
010	Υ	11 _{two}	Memory (11010 _{two})
011	N		
100	N		
101	N		
110	Υ	10 _{two}	Memory (10110 _{two})
111	N		

Address 3 - Miss

Index	V	Tag	Data
000	Y	10 _{two}	Memory (10000 _{two})
001	N		
010	Y	11 _{two}	Memory (11010 _{two})
011	Υ	00 _{two}	Memory (00011 _{two})
100	N		
101	N		
110	Υ	10 _{two}	Memory (10110 _{two})
111	N		

Decimal address of reference	Binary address of reference
(22)	10110 _{two}
26	11010 _{two}
(22)	10110 _{two}
26	11010 _{two}
16)	10000 _{two}
3	00011 _{two}
(16)	10000 _{two}
18	10010 _{two}
16	10000 _{two}




Address 16 - Hit

Hennessy and Patterson Edition 5


Address 18 - Miss

	Index	٧	Tag	Data
إد	000	Υ	10 _{two}	Memory (10000 _{two})
	001	N		
	010	Υ	11 _{two}	Memory (11010 _{two})
	011	Υ	00 _{two}	Memory (00011 _{two})
	100	N		
	101	N		
	110	Υ	10 _{two}	Memory (10110 _{two})
	111	N		

		V	
Index	V	Tag	Data
000	Υ	10 _{two}	Memory (10000 _{two})
001	N		
010	Υ	10 _{two}	Memory (10010 _{two})
011	Υ	00 _{two}	Memory (00011 _{two})
100	N		
101	N		
110	Υ	10 _{two}	Memory (10110 _{two})
111	N		




Increasing block size




Pros and cons

- Large blocks
 - Less tag overhead
 - Take advantage of spatial locality --> less Miss rate
 - Increase block size further --> Conflict misses, less data stored --> Miss rate increase
 - On a miss-replace entire block wastage of bandwidth
 - Typical size = 16 words 4 byte



Size of a cache - Number of bytes


- Cache size is 2ⁿ lines = n bits for the index
- Block size is 2^m words = m bits for the word within the block = 2^m (m+2) bytes
 - Tag size for a 32 bit address = 32 (n+m+2)
- Number of bits in a DM cache:
 - 2ⁿ * (block size + tag size + valid field size)
- Typically the tag and valid field are ignored




Acknowledgements

- MITx- 6.004- Computation Structures-
 - https://www.youtube.com/watch?v=hg0dTS10uSk&list=PLDSlqjcPpoL64CJdF0Qee5oWqGS6we_Yu&index=13

https://www.youtube.com/watch?v=-XqdkA931ag&list=PLDSlqjcPpoL64CJdF0Qee5oWqGS6we_Yu&in



Acknowledgements 0000000



- UCB- CS 252
 - Course page: http://inst.eecs.berkeley.edu/~cs152/sp18/
 - Memory: http://inst.eecs.berkeley.edu/~cs152/sp18/lectures/L 05-Memory.pdf
 - http://inst.eecs.berkeley.edu/~cs152/sp18/lectures/L 06-MemoryII.pdf

- Hennessey and Patterson
- Tech Review pages