

Advanced topics

- Forwarding unit design, Branch Predictors
- Superscalar processors/Dynamic scheduling - Algorithms for Out-of-Order (OOO) Execution
- Hardware of OOO – Re-order buffer and Reservation stations
- Multi-core processors, multiple issue processors
- Multithreading
- Parallelism in instructions: SIMD, VLIW
- Interrupts/Exceptions/I/O

- Virtual memory, Page tables, translation look aside buffer (TLB)
- Multi-core processors and cache hierarchy
- Cache coherence protocols in multi-core processors, consistency models
- Victim cache, banked caches
- Non-uniform Memory/Cache architectures
- Cache compression and compaction
- Prefetching using buffers
- Cache side channel attacks, security
- GPU/TPU architectures

Programming
languages –
parallelism

Algorithms

Compiler
optimizations

Memory
management

Simulation
models

ISA

Architecture
specifications

Circuit design

Interconnect
design

Power
optimizations

Memory
design

Device
technology

Processor pipeline

Exceptions

Branch/Jump.

- Control – hardest to design. Control hazard – tough to resolve
- Exception and interrupts - Another form of control hazard
 - Exception - any unexpected change in control flow caused by internal events
Overflow, invalid opcode.
- Interrupt- triggered by an external event, can be asynchronous

Divide by zero

$$\frac{\text{Num}}{0}$$

Exceptions

Errors
Pc Instruction
 $\rightarrow \text{LW} \rightarrow < 32\text{bit} \rightarrow$

\rightarrow Invalid opcode

- Control – hardest to design. Control hazard – tough to resolve
- Exception and interrupts - Another form of control hazard
- Exception - any unexpected change in control flow caused by internal events
- Interrupt- triggered by an external event, can be asynchronous


Type of event	From where?	MIPS terminology
I/O device request	External \leftarrow	Interrupt \leftarrow
Invoke the operating system from user program	Internal \leftarrow	Exception \leftarrow
Arithmetic overflow	Internal \leftarrow	Exception
Using an undefined instruction \leftarrow	Internal \leftarrow	Exception \leftarrow
Hardware malfunctions \leftarrow	Either \leftarrow	Exception or interrupt

Assume ^{Unexpected} arithmetic overflow in Add instruction

add \$1, \$2, \$1;

sw \$3, 400(\$1);

add \$5, \$1, \$2;



Assume Divide by 0 error in the Div instruction

Div \$1, \$2, \$1; ^{Zero}

sw \$3, 400(\$1);

add \$5, \$1, \$2;


add \$1, \$2, \$1; arithmetic overflow

sw \$3, 400(\$1);

add \$5, \$1, \$2;

Invalid \$1 causes error in the following instructions


Exceptions at different stages



Exception handling

In The Hardware

- The pipeline has to stop executing the offending instruction in midstream,
- let all preceding instructions complete,
- flush all succeeding instructions, / pipeline reg.
- set a register to show the cause of the exception,
- save the address of the offending instruction, and
- then jump to a predefined address / vectored interrupt (address of the <exception handler code>)



EPC Registers


In The Software

- The software (OS) looks at the cause of the exception and deals with it.
 - OS kills the program or resumes the instruction
 - Depends on processor implementation and ISA

4 exc Table.

00	0	0011H
01	opcode	0022H
10		
11		

→ Add (1) PC / Instr
(2) - Cause



Context / PC / Reg

- Save the address of the offending instruction
- Save any other information needed to return back

MIPS support

EPC register = exception program counter – 32 bit
contains address of instruction that caused the exception

We need to record what caused an exception

- 1. Cause register = 32-bit status register used to record cause of exception. (some bits used)
2. Vectored interrupt: OS can determine the cause based on the address

PC 50400 ↓ LW.

Number	Name	Description
00	INT	External Interrupt
01	IBUS	Instruction <u>bus error</u> (invalid instruction)
10	OVF	Arithmetic overflow
11	SYSCALL	System call

Co-processor for MIPS

- Contains registers useful for handling exceptions
- Not accessible in **user mode**. Available only in Kernel mode
- Includes the status register, cause register, BadVAddr, and EPC (Exception Program Counter).


Register name	Register number	Usage
BadVAddr	8	memory address at which an offending memory reference occurred
Count	9	timer
Compare	11	value compared against timer that causes interrupt when they match
Status	12	interrupt mask and enable bits
Cause	13	exception type and pending interrupt bits
EPC	14	address of instruction that caused exception
Config	16	configuration of machine

MIPS support

- Control signals to write EPC , Cause, and any other Status registers
- Write exception address into EPC, increase PC mux input lines to set exception address (MIPS uses 8000 00180_{hex}).
- Undo $PC = PC + 4$, since want EPC to point to offending instruction (not PC+4)
 - So, do $PC = PC - 4$
- Flush all succeeding instructions

MIPS support – for vectored interrupts

Exception type	Exception vector address (in hex)
Undefined instruction	8000 0000 _{hex}
Arithmetic overflow	8000 0180 _{hex}




lw \$1, 4(\$3)

add \$2, \$3, \$4 // causes overflow – when is it detected

or \$3, \$1, \$2

bne \$1, \$3, Loop

*



lw \$1, 4(\$3)

add \$2, \$3, \$4 // causes overflow – detect in EX stage

or \$3, \$1, \$2

bne \$1, \$3, L

Pipeline reg.

Or


Add

LW

WB

*

IF - ESR BNE



lw \$1, 4(\$3)

add \$2, \$3, \$4 // causes overflow – detect in EX stage

or \$3, \$1, \$2

bne \$1, \$3, L

*


Nop

Nop

Nop

LW


ISR/ESR – SW instr





$EPC = 4.$ ←

Cause.

Current PC =




Timing diagram?




Add IF ID EX 1 stall
Sub IF ID 3 insts
Controller
EPC.
- Phase -
- Stalls.

MIPS → ALU-



PC = 12




EPC = PC 3x4

EPC = 12

the or instruction completes

Overflow detected here



PC = 24 - (3x4)
EPC = 12

PC = 24

STOP
↓↓↓


→ Precise and imprecise exceptions

Precise --> If the pipeline can be stopped so that

- instructions just before the faulting instruction are completed
- the faulting (and future) instruction can be ~~restarted~~ ^{Stopped} without altering the machine state

→ If it is an overflow --> restart from next instruction

Add
↓
ESR



Out of order completion or floating point pipelines where future instruction has already completed --> imprecise

	CC1	CC2	CC3	CC4	CC5	CC6	CC7	CC8
SLL R2, R2, 3	IF	ID	EX	MEM	WB			
LW R4, 4(R5)		IF	ID	EX	MEM	WB		
ADD R1, R2, R3			IF	ID	EX	MEM	WB	
SW R4, 4(R20)				IF	ID	EX	MEM	WB
AND R10, R2, R3					IF			

Suppose that LW has a misaligned address (not aligned on the word boundary)

When is it detected?

What should happen next?

Which pipeline registers to clear?

	CC1	CC2	CC3	CC4	CC5	CC6	CC7	CC8
SLL R2, R2, 3	IF	ID	EX	MEM	WB			
LW R4, 4(R5)		IF	ID	EX	MEM	WB		
ADD R1, R2, R3			IF	ID	EX	MEM	WB	
SW R4, 4(R20)				IF	ID	EX	MEM	WB
AND R10, R2, R3					IF	ID		

Detected in EX stage – after computing the address?
 Detected in MEM – while accessing memory?

IF/ID, ID/EX, EX/MEM to be cleared

Save PC --> EPC

Assume AND is in IF and has not written PC to PC+4

What should be EPC?

	CC1	CC2	CC3	CC4	CC5	CC6	CC7	CC8
SLL R2, R2, 3	IF	ID	EX	MEM	WB			
LW R4, 4(R5)		IF	ID	EX	MEM	WB		
ADD R1, R2, R3			IF	ID	EX	MEM	WB	
SW R4, 4(R20)				IF	ID	EX	MEM	WB
AND R10, R2, R3					IF	ID		

AND is in IF and has not written PC to PC+4
PC is pointing to AND

Instruction causing exception is PC – C or PC-12 --> EPC
Depends on the stage in which LW causes exception

Now make PC get the ISR address

What if ADD was BEQ?

Misaligned mem addr

	CC1	CC2	CC3	CC4	CC5	CC6	CC7	CC8
SLL R2, R2, 3	IF	ID	EX	MEM	WB			
LW R4, 4(R5)		IF	ID	EX	MEM	WB		
Invalid opcode			IF	ID	EX	MEM	WB	
				IF	ID	EX	MEM	WB

Multiple exceptions in the same clock cycle

LW – misaligned memory access

Next instruction is invalid opcode

	CC1	CC2	CC3	CC4	CC5	CC6	CC7	CC8
SLL R2, R2, 3	IF	ID	EX	MEM	WB ✓			
LW R4, 4(R5) →		ID	ID	EX	MEM →	WB		
Invalid opcode →			ID	ID	EX	MEM	WB	↓
				IF ↓	ID	EX	MEM	WB

ESR →

Multiple exceptions in the same clock cycle

1st instruction takes precedence

Complex hardware

	CC1	CC2	CC3	CC4	CC5	CC6	CC7	CC8
MUL R1, R2, R4	IF	ID	MUL1	MUL2	MUL3	MUL4	MUL5	MEM
ADD R4, R5, R6		IF	ID	EX	MEM	WB		
			IF	ID	EX	MEM	WB	
				IF	ID	EX	MEM	WB

Handwritten annotations:

- Red circles around **MUL**, **R2**, **R4** in the first instruction.
- Red circles around **ADD** and **R4** in the second instruction.
- Red circle around **WB** in the second row, CC6.
- Red circle around **WB** in the third row, CC7.
- Red circle around **MUL5** in the first row, CC7.
- Red arrows pointing from CC7 to CC8 in the first row.
- Red arrow pointing from CC6 to CC7 in the second row.
- Red arrow pointing from CC7 to CC8 in the third row.
- Red arrow pointing from CC7 to CC8 in the fourth row.
- Red arrow pointing from CC7 to CC8 in the fifth row.
- Red arrow pointing from CC7 to CC8 in the sixth row.
- Red arrow pointing from CC7 to CC8 in the seventh row.
- Red arrow pointing from CC7 to CC8 in the eighth row.
- Red arrow pointing from CC7 to CC8 in the ninth row.
- Red arrow pointing from CC7 to CC8 in the tenth row.
- Red arrow pointing from CC7 to CC8 in the eleventh row.
- Red arrow pointing from CC7 to CC8 in the twelfth row.
- Red arrow pointing from CC7 to CC8 in the thirteenth row.
- Red arrow pointing from CC7 to CC8 in the fourteenth row.
- Red arrow pointing from CC7 to CC8 in the fifteenth row.
- Red arrow pointing from CC7 to CC8 in the sixteenth row.
- Red arrow pointing from CC7 to CC8 in the seventeenth row.
- Red arrow pointing from CC7 to CC8 in the eighteenth row.
- Red arrow pointing from CC7 to CC8 in the nineteenth row.
- Red arrow pointing from CC7 to CC8 in the twentieth row.
- Red arrow pointing from CC7 to CC8 in the twenty-first row.
- Red arrow pointing from CC7 to CC8 in the twenty-second row.
- Red arrow pointing from CC7 to CC8 in the twenty-third row.
- Red arrow pointing from CC7 to CC8 in the twenty-fourth row.
- Red arrow pointing from CC7 to CC8 in the twenty-fifth row.
- Red arrow pointing from CC7 to CC8 in the twenty-sixth row.
- Red arrow pointing from CC7 to CC8 in the twenty-seventh row.
- Red arrow pointing from CC7 to CC8 in the twenty-eighth row.
- Red arrow pointing from CC7 to CC8 in the twenty-ninth row.
- Red arrow pointing from CC7 to CC8 in the thirtieth row.
- Red arrow pointing from CC7 to CC8 in the thirty-first row.
- Red arrow pointing from CC7 to CC8 in the thirty-second row.
- Red arrow pointing from CC7 to CC8 in the thirty-third row.
- Red arrow pointing from CC7 to CC8 in the thirty-fourth row.
- Red arrow pointing from CC7 to CC8 in the thirty-fifth row.
- Red arrow pointing from CC7 to CC8 in the thirty-sixth row.
- Red arrow pointing from CC7 to CC8 in the thirty-seventh row.
- Red arrow pointing from CC7 to CC8 in the thirty-eighth row.
- Red arrow pointing from CC7 to CC8 in the thirty-ninth row.
- Red arrow pointing from CC7 to CC8 in the fortieth row.
- Red arrow pointing from CC7 to CC8 in the forty-first row.
- Red arrow pointing from CC7 to CC8 in the forty-second row.
- Red arrow pointing from CC7 to CC8 in the forty-third row.
- Red arrow pointing from CC7 to CC8 in the forty-fourth row.
- Red arrow pointing from CC7 to CC8 in the forty-fifth row.
- Red arrow pointing from CC7 to CC8 in the forty-sixth row.
- Red arrow pointing from CC7 to CC8 in the forty-seventh row.
- Red arrow pointing from CC7 to CC8 in the forty-eighth row.
- Red arrow pointing from CC7 to CC8 in the forty-ninth row.
- Red arrow pointing from CC7 to CC8 in the fiftieth row.
- Red arrow pointing from CC7 to CC8 in the fifty-first row.
- Red arrow pointing from CC7 to CC8 in the fifty-second row.
- Red arrow pointing from CC7 to CC8 in the fifty-third row.
- Red arrow pointing from CC7 to CC8 in the fifty-fourth row.
- Red arrow pointing from CC7 to CC8 in the fifty-fifth row.
- Red arrow pointing from CC7 to CC8 in the fifty-sixth row.
- Red arrow pointing from CC7 to CC8 in the fifty-seventh row.
- Red arrow pointing from CC7 to CC8 in the fifty-eighth row.
- Red arrow pointing from CC7 to CC8 in the fifty-ninth row.
- Red arrow pointing from CC7 to CC8 in the sixtieth row.
- Red arrow pointing from CC7 to CC8 in the sixty-first row.
- Red arrow pointing from CC7 to CC8 in the sixty-second row.
- Red arrow pointing from CC7 to CC8 in the sixty-third row.
- Red arrow pointing from CC7 to CC8 in the sixty-fourth row.
- Red arrow pointing from CC7 to CC8 in the sixty-fifth row.
- Red arrow pointing from CC7 to CC8 in the sixty-sixth row.
- Red arrow pointing from CC7 to CC8 in the sixty-seventh row.
- Red arrow pointing from CC7 to CC8 in the sixty-eighth row.
- Red arrow pointing from CC7 to CC8 in the sixty-ninth row.
- Red arrow pointing from CC7 to CC8 in the seventieth row.
- Red arrow pointing from CC7 to CC8 in the seventy-first row.
- Red arrow pointing from CC7 to CC8 in the seventy-second row.
- Red arrow pointing from CC7 to CC8 in the seventy-third row.
- Red arrow pointing from CC7 to CC8 in the seventy-fourth row.
- Red arrow pointing from CC7 to CC8 in the seventy-fifth row.
- Red arrow pointing from CC7 to CC8 in the seventy-sixth row.
- Red arrow pointing from CC7 to CC8 in the seventy-seventh row.
- Red arrow pointing from CC7 to CC8 in the seventy-eighth row.
- Red arrow pointing from CC7 to CC8 in the seventy-ninth row.
- Red arrow pointing from CC7 to CC8 in the eightieth row.
- Red arrow pointing from CC7 to CC8 in the eighty-first row.
- Red arrow pointing from CC7 to CC8 in the eighty-second row.
- Red arrow pointing from CC7 to CC8 in the eighty-third row.
- Red arrow pointing from CC7 to CC8 in the eighty-fourth row.
- Red arrow pointing from CC7 to CC8 in the eighty-fifth row.
- Red arrow pointing from CC7 to CC8 in the eighty-sixth row.
- Red arrow pointing from CC7 to CC8 in the eighty-seventh row.
- Red arrow pointing from CC7 to CC8 in the eighty-eighth row.
- Red arrow pointing from CC7 to CC8 in the eighty-ninth row.
- Red arrow pointing from CC7 to CC8 in the ninetieth row.
- Red arrow pointing from CC7 to CC8 in the ninety-first row.
- Red arrow pointing from CC7 to CC8 in the ninety-second row.
- Red arrow pointing from CC7 to CC8 in the ninety-third row.
- Red arrow pointing from CC7 to CC8 in the ninety-fourth row.
- Red arrow pointing from CC7 to CC8 in the ninety-fifth row.
- Red arrow pointing from CC7 to CC8 in the ninety-sixth row.
- Red arrow pointing from CC7 to CC8 in the ninety-seventh row.
- Red arrow pointing from CC7 to CC8 in the ninety-eighth row.
- Red arrow pointing from CC7 to CC8 in the ninety-ninth row.
- Red arrow pointing from CC7 to CC8 in the one hundredth row.

Out of order completion

Multiple clock cycle execution

MUL --> overflow

FDIV

80 81 82 83 ←

80.1

100

	CC1	CC2	CC3	CC4	CC5	CC6	CC7	CC8
MUL R1, R2, R4	IF	ID	MUL1	MUL2	MUL3	MUL4	MUL5	MEM
ADD R4, R5, R6		IF	ID	EX	MEM	WB		
			ID	ID	EX	MEM	WB	
				IF	ID	EX	MEM	WB

Snapshots

Checkpoints

Roll-back

Add should not even have executed as per the exception rules!

Now, ADD has finished and exited the pipeline and also overwritten R4

Cannot even find out which value of R4 caused exception in MUL


Imprecise exception

	CC1	CC2	CC3	CC4	CC5	CC6	CC7	CC8
MUL R1, R2, R4	IF	ID	MUL1	MUL2	MUL3	MUL4	MUL5	MEM
ADD R4, R5, R6		IF	ID	EX	MEM	WB		
			IF	ID	EX	MEM	WB	
				IF	ID	EX	MEM	WB

How can we solve this?

Need to roll back architectural status or machine state to prior to MUL and restore R4


Flush MUL and ADD



ADD instruction page fault occurs before (in time) the LW page fault.

We must finish the LW before handling the ADD page fault (if we are implementing precise exceptions.)

We would then detect the LW's exception first and resolve it




Wait to handle an exception until a “last” point --> well defined point in the pipeline after which the machine state changes

--> such as write back or the end of the memory stage


Set an exception field in the pipeline stage and move ahead

Memory stage will look at this field to decide which instruction should be the precise exception point



Imprecise exception --> Wait till MEM stage

Add --> Make a note of the IF exception, but don't resolve it until a certain point, until we are sure there are no previous exceptions



If exception at commit point:
update Cause and EPC
registers

MIPS support

- Additional instructions:
- `mfc0` = instruction to put EPC into one of general-purpose regs. E.g. `mfc0 $s1, $epc`

so that we can return from exception handler using `jr`.

- `syscall`

Executes a system call. The system call number should be set in register `$v0`

- `rfe`- Return from exception.

Example

- Assume \$1 overflows after add. User will never know what value of original \$1 caused the exception.
 - So, it is important to stop execution in the middle of the pipeline (EX) and prevent writeback
 - Introduce an EX. Flush
 - Save the offending instruction in EPC
 - Output from ALU --> should generate an overflow flag to the control unit which in turn generates the flush signals

Exception in a Pipelined Computer


Given this instruction sequence,

```
40hex  sub  $11, $2, $4
44hex  and  $12, $2, $5
48hex  or   $13, $2, $6
4Chex  add   $1, $2, $1
50hex  slt  $15, $6, $7
54hex  lw   $16, 50($7)
...
```

```
80000180hex  SW      $26, 1000($0)
80000184hex  SW      $27, 1004($0)
...
```


Show what happens in the pipeline if an overflow exception occurs in the add instruction.

Additions to the MIPS architecture




Overflow detected in EX of clock 6. Causes Flush of ADD and

or \$13, ... and \$12, ...



Prior instructions complete. Future instructions flushed. Start from ISR



Acknowledgements

- CS305 – IIT Bombay – Bhaskaran Raman
- CS152: Computer architecture: UCB
<http://www-inst.eecs.berkeley.edu/~cs152/sp12/lectures/L05-PipeliningII.pdf>
- CMSC 611: UMN
http://ece-research.unm.edu/jimp/611/slides/chap3_5.html
- CSCE430/830 – Univ of Maine
- Computer organization and design- Henessey and Patterson