


Caches - 3

Multi-level caches

- L1 – D cache for Data
 - Loads/Stores- Rd/Wr
- L1- I cache for Instructions
 - Only Loads/Reads
- L2, L3- onwards are Unified (D+I)
- In general, loads are more critical than stores

FastMATH processor

16 KiB, or 4096 words,
with 16-word or 64-byte
blocks.




Inclusion and exclusion policy in multi level caches

Inclusive policy

These are set associative L1 and L2 caches, not Direct mapped caches

L2 ways >> L1 ways



Every block existing in the first level also exists in the next level. L1 is a subset of L2

L2 is said to be inclusive of L1

Intel quad- core processor with inclusive L2 caches and L3 cache

X	Y

X, Y, Z, A, B

Z	Y


Z	A

X	Y		

X	Y	Z	

X	Y	Z	A


Exclusive policy



If the lower level cache contains only blocks that are not present in the higher level cache, then the lower level cache--> exclusive of the higher level cache

AMD Opteron with 512kB L2
cache – exclusive of L1

Non-inclusive, non-exclusive policy (NINE)



Same as
inclusive till here

No back-
invalidation (like
in inclusive)
Retain in L1 even
if not present in
L2

AMD Opteron with NINE
L3 cache

Comparison

- Inclusive:

+ ??

- ??

- Exclusive

+ ??

- ??


Comparison

- Inclusive:
 - + L1 evictions do not fill up L2--> silent eviction of clean lines, which is faster, less power
 - + advantageous if L1 is small. Duplication is less.
 - Wasted cache capacity due to duplication
 - Maintaining inclusion takes effort (forced evictions from L1) and back invalidation
 - More latency – to fill up data in the 2 cache levels
 - L1 miss --> Higher chances of L2 or L3 miss as compared to exclusive since half the data will be same

Comparison

- Exclusive – advantageous if L1 is large
 - + More unique memory capacity, better utilisation of cache space
 - + Fill up L1, without filling up L2- faster
 - + L1 miss --> Higher chances of L2 or L3 hit as compared to inclusive since the data will be different
 - + L2 eviction, need not evict from L1
 - L1 eviction fills up L2 (Fills up L2 even if there is no miss in L2). More work is needed here
 - L2 needs to be large enough to take into account L1's evictions
- NINE
 - + L2 Fills up only on a miss
 - + L1 evicts only on a local miss (not on an L2 eviction)

Victim Cache: Reducing Conflict Misses



- Jouppi, “Improving Direct-Mapped Cache Performance by the Addition of a **Small Fully-Associative Cache** and Prefetch Buffers,” ISCA 1990.
- Victim: Use a small (fully-associative) buffer of 4 to 8 entries, to store evicted blocks before going to L2
- Exclusive L2 serves as a victim cache for L1

Victim Cache: Reducing Conflict Misses

Assume sequence:
A, B, A, G

L1

VICTIM

Initial state 1

A

C	D (LRU)
---	---------

State 2.

B

C (LRU)	A
---------	---

B is Cache Miss, Evict A from L1, move to victim

A

C (LRU)	B
---------	---


A is Cache Miss, Victim Hit: Swap contents of victim and L1

G



A	B (LRU)
---	---------

Cache Miss, Victim Miss, Evict A and put it in the Victim. Evict the LRU C from the Victim cache

Associativity Tradeoffs



Increasing associativity requires more comparators and more tag bits per cache block.



CPU performance

Program

- CPU time = (CPU execution clock cycles + Memory-stall clock cycles) x Clock cycle time
- Memory-stall clock cycles = (Read-stall cycles + Write-stall cycles)
- Read-stall cycles = Reads per Program * Read miss rate * Read miss penalty $\rightarrow \leftarrow$

loads: $LW/LB/LH \cdot 10 \times 2^n$
- Write-stall cycles = (Writes per Program * Write miss rate * Write miss penalty) + Write buffer stalls

CPU performance

Ignoring Write buffer stalls

- Memory-stall clock cycles = (Read-stall cycles + Write-stall cycles)
 - Memory-stall clock cycles = Memory accesses per Program * Miss rate * Miss penalty
 - Miss rate combines read and write miss rates
- Handwritten annotations below the formula:
- Under "Memory accesses per Program": Loads + Stores
 - Under "Miss rate": Read / write
 - Under "Miss penalty": R / W

Example 10

D-cache 100 → 30
LW/SW.

I-cache
4 Block L
MUL ←
LW ←
SW ←
ADD ←
I

Calculate the number of memory stall cycles

- Assume the miss rate of an instruction cache is 2% and the miss rate of the data cache is 4%. Assume miss penalty is 100 cycles for all misses, and the number of instructions is 1000.

LW/SW → 30%.

Assume the frequency of all loads and stores (Data accesses) is 30%.

$$\Rightarrow \left(\frac{30}{100} I \right) \times \frac{4}{100} \left(4/100 I \right)$$

Instructions per Program * Miss rate * Miss penalty

PC →


000 →

1-MISS
IF
ID ← x

M W.

D-MISS

Solution



200 cycles

- Instruction miss cycles = $1 \times 2\% \times 100 = 2$
- Data miss cycles = $1 \times 30\% \times 4\% \times 100 = 1.2$
- Memory-stall cycles = $(2 + 1.2) \times 100 = 320$

320 clk

CPU performance

Avg (Ck - Per inst) = 1.


- Total CPI = Base CPI + Memory-stall cycles per instruction

$$1 + 1.2$$


$$1 + 2-3$$

$$= 2 > 1$$

Local and global miss rate




- • Local miss rate: Fraction of references to one level of a cache that miss
 - e.g. L2 local MR = L2 misses/L1 misses
- • Global miss rate: Fraction of all references that miss in all levels of a multilevel cache
 - Property of the overall memory hierarchy
 - Global MR is the product of all local MRs
- Global MR L2
 - Fraction of total accesses that miss at L1 and L2



Example 11


- Suppose we have a processor with a base CPI of 1.0, assuming all references hit in the primary cache, and a clock rate of 4 GHz. Assume a main memory access time of 100 ns.
Suppose the miss rate per instruction at the primary cache is 2%, what is the total CPI?



Solution


For the processor with one level of caching,

- Total CPI = Base CPI + Memory-stall cycles per instruction
- Total CPI = Base CPI + (Miss rate * Miss penalty in terms of clock cycles)
- Clock = 4G --> Period = 0.25ns
- Miss penalty = 100ns / 0.25 ns = 400 clock cycles
- Total CPI = $1.0 + 2\% \times 400 = 9$



Example 12

- Add a secondary cache that has a 5 ns access time for either a hit or a miss and has a “global” miss rate to main memory of 0.5% (reduced). What is the CPI?



$$\begin{aligned} & \text{G-MR-L2} \rightarrow \frac{0.5}{100} \\ & \text{L-MR-L2} \\ & \frac{2}{100} \times \frac{0.5}{100} \end{aligned}$$

Solution


5ns --> 20 clock cycles

For a 2 level cache:

- Total CPI = Base CPI + L1 stalls + L2 stalls
- $= 1 + (2\% \times 20 \text{ clk to go to L2}) + (0.5\% \times 400 \text{ clk cycles to go to main memory})$
- Total CPI = $1.0 + (2\% \times 20 \text{ clock cycles}) + (0.5\% \times 400) = 3.4$
- Speed up with L2 = $9/3.4 = 2.6$

$2\% \times 20 = MR \times Mpenalty$

$\frac{0.5}{100} \times 400$




Multi-levels
L1-L3
Caching scheme
↓ MR

Solution

Alternately, if the L2 has a "local" miss rate of 0.5%, then it does not include the L1 misses. In this case, the equation will be:

$$= 1 + (2\% * 20 \text{ clk to go to L2}) + (0.5\% * 2\% * 400 \text{ clk cycles to go to main memory})$$



$$\frac{2}{100} \times \frac{0.5}{100}$$

How to reduce miss rates?

- ✓ • Higher block size?
- ✓ • Higher cache size?
- ✓ • More hierarchies? Multi-level cache L1 - L4
- ✓ • Higher associativity?

Summary

$AMAT = \text{Access Time for 1st level} + \text{Miss Rate} \times \text{MissPenalty}$

- Larger **cache size**: Lower miss rate, higher access time, more power
- Larger **block size**: Take advantage of spatial locality, Higher miss penalty
- More **associativity (ways)**: Lower miss rate
- More intelligent **replacement**: Lower miss rate, higher cost
- **Write policy**: More complexity
- How to choose? Simulate different cache organizations on real programs

$$P - \boxed{L1} - \boxed{L2-L3} + 1$$

Multilevel Cache AMAT

- Avg mem access time \rightarrow hit time \downarrow Miss penalty \rightarrow
- ① • $AMAT = L1\ HT + L1\ MR \times L1\ Miss\ penalty$
 - $L1\ MP = L2\ HT + L2\ MR \times L2\ MP$
 - For two levels:
 - $\Rightarrow - AMAT = L1\ HT + L1\ MR \times (L2\ HT + L2\ MR \times L2\ MP)$
- $L3\ HT + L3\ MR \times L3\ MP$
- $P \rightarrow L1 \xrightarrow{miss} L2$
 hits
 miss

Acknowledgements

- https://www.cc.gatech.edu/~hyesoon/fall10/hw3_sol.html