


Answer Key

No answer key available for this test. Please contact your exam division/cell.



https://iiitb.codetantra.com/secure/tests/mr.jsp?tsi=1706

	he compiler output (a.out ) are the same as those seen by the <i>process</i> when executing. If a.out contains an instruction STORE ax, 0x55f00a (store contents of register ax in address 0x55f00a)							
tł	n which of these is true?							
	the seen address needs no translation							
	the seen address needs to be translated by the MMU							
	the seen is the address generated by the MMU							
	the seen address is a physical address							
3	Multiple Choice - Single   ✓ 3.0  Answer  Hide Answer							
V	ich of the following is true about the number of page tables in an OS							
	It is one per process							
	It is one per process group							
	It is one per thread							
	It is one per user							
4	Multiple Choice - Single   ✓ 3.0  Hide Answer							
Ir	In system using paging which of the following is true about the page frame							
	Page frame refers to a fixed size of memory in the virtual address space of the process							
	The page frame number is used to index the page table and retrieve the PTE							
	The frame number is stored in the PTE, hence retrieved from the PTE							
	The frame number is available in the compiled executable							
5	Multiple Choice - Single   ✓ 3.0  Answer  Hide Answer							
Т	e page table contains							
	One entry per cache line							
	One entry per per process							
	One entry per virtual address used in the program							
	One entry per virtual page used in the program							
6	Multiple Choice - Single   ✓ 3.0  Hide Answer							
Α	LB is a							
	cache for process data							
	cache for process code							

		cache for process PTEs
		cache for process run time stack
7		Multiple Choice - Single   ✓ 3.0  Hide Answer
	Т	TLB is usually located
		In the RAM
		On the disk
		In the CPU
		In the ALU
8		Multiple Choice - Single   ✓ 3.0  Hide Answer
	\$ 8 0	Here is part of a sample session on Linux showing regions or virtual memory areas of a process:  5 pmap `pidof ./address`  6762: ./address  70000abcd12341000 4k r address  70000abcd12342000 4k r-x address
	0	 0000abcd12348000 4k rw address
		 000055cd123bc000 8k rw [anon] 
	Δ	Assume pages and frames of size 4k. Which of these is true
		0000abcd12341000 is the address of a physical location in RAM containing some read only data
		0000abcd12341 is the frame number for the page containing 0000abcd12341024
		0000abcd12341 is the Virtual Page number (VPN) used to index the PTE for the virtual address 0000abcd12341024
		0000abcd12341000 is a virtual page containing the stack for the process
9		Multiple Choice - Single   ✓ 3.0  Hide Answer
		The pmap command on Linux reports the memory map of the given process.  In the output of pmap for any process which of the following holds:
		Each region occupies exactly one frame
		Each region has one entry in the PTE
		There is no indication of which physical frame any address corresponds to
		Successive pages are always in successive frames
10	)	Multiple Choice - Single   ✓ 3.0  Answer
	Δ	A certain MMU supports simple segmentation with the usual four segments. Which of these hold:
		I he virtual address is split into segment selector and offset

	A base register contains a virtual address	and bound registe	er the valid extent of the segment	:
	Two bits of the physical address are used	to select the segm	nent base register	
	The contents of the bound register is add	led to the offset to	get the physical address	
11	Multiple Choice - Single Answer	<b>~</b>	3.0	Hide Answer
	External fragmentation in simple segmentatio	n refers to the fact	t that:	
	The more page frames we have in physical	al memory, the mo	ore fraction of memory remains ur	nusable
	We may have sufficient RAM, but there is	difficulty in finding	g continuous physical address spa	ace for a segment
	In most cases not all of the allocated segr	ment for a process	s is actually used.	
	Belady's anomaly is likely to occur as we l	have more physica	al frames available.	
12	Multiple Choice - Single Answer	~	3.0	Hide Answer
	Assume a system uses virtual and physical add	dresses that are 64	4bits long. Assume it uses paging	with 4k page and frame size. Which of these is true:
	Offset should be 10 bits			
	Physical frame number is likely to be 52 b	oits long		
	The least significant 52 bits of the virtual and the the v	address are used a	as index to the page table	
	The frame number/address is 12 bits long	3		
13	Multiple Choice - Single Answer	~	3.0	Hide Answer
	A system uses paging. Consider this instruction	on: STORE ax, 0x55		via addrag 0vEEf00a)
	Assuming 4K page and frame size, which of the	ne following is true		( III address 0x55100a)
	Assuming 4K page and frame size, which of the Ox55f00a is the physical location to store			(III address 0x55100a)
				(III address 0x55100a)
	Ox55f00a is the physical location to store	the content of ax		(III address 0x55100a)
	<ul><li>0x55f00a is the physical location to store</li><li>The VPN (virtual page number) is 0x55f</li></ul>	the content of ax	e:	(III address 0x55100a)
14	Ox55f00a is the physical location to store  The VPN (virtual page number) is 0x55f  The PFN (physical frame number) is 0x55f  The virtual address is 0x55f000 plus the o	the content of ax	e:	Hide Answer
14	Ox55f00a is the physical location to store  The VPN (virtual page number) is 0x55f  The PFN (physical frame number) is 0x55f  The virtual address is 0x55f000 plus the o	the content of ax  f  offset returned by t	the PTE -1.0	Hide Answer
14	Ox55f00a is the physical location to store  The VPN (virtual page number) is 0x55f  The PFN (physical frame number) is 0x55f  The virtual address is 0x55f000 plus the o  Multiple Choice - Single  Answer	the content of ax  f  offset returned by t	the PTE -1.0	Hide Answer
14	Ox55f00a is the physical location to store  The VPN (virtual page number) is 0x55f  The PFN (physical frame number) is 0x55f  The virtual address is 0x55f000 plus the o  Multiple Choice - Single  Answer  The TLB is often implemented with a fully asso	the content of ax  f  offset returned by too	the PTE -1.0	Hide Answer
	Ox55f00a is the physical location to store  The VPN (virtual page number) is 0x55f  The PFN (physical frame number) is 0x55f  The virtual address is 0x55f000 plus the o  Multiple Choice - Single Answer  The TLB is often implemented with a fully asso	the content of ax  f  offset returned by t  ociative cache / Co  index to the PTE	the PTE -1.0	Hide Answer

	Multiple Choice - Single Answer	✓	3.0		Hide Answer
When	a TLB miss happens, it means that:				
O th	ne address accessed is invalid				
O th	ne corresponding address has data/instr	ruction that is not ca	ached in the CPU		
o th	nat the corresponding PTE is missing fro	m the RAM			
• th	nat the corresponding PTE is not cached				
5	Multiple Choice - Single Answer	<b>~</b>	3.0		Hide Answer
On a s	system with demand paging, assume a p	orogram is correctly	written and all virtual address is	valid. Which of these i	is true:
0 M	When a TLB miss occurs, a segmentation	fault will also occur			
O W	When a TLB miss occurs, a page of the pr	ocess is loaded into	the TLB		
W	When a page fault occurs, a page of the p	process will be loade	ed from the disk and TLB update	ed	
0 W	When a page fault occurs, the TLB will be	updated but no pag	ge loaded from the disk		
7	Multiple Choice - Single Answer	<b>~</b>	3.0		Hide Answer
When we say a system supports demand paging we mean  The system prioritizes those processes to run that demand pages more often					
0 W	Whenever the process demands more me	emory (like using ma	alloc) then it gets the memory in	nmediately	
■ N	lost process pages are brought into mer	mory only when the	ir content is accessed		
O Pa	age frames are not initially allocate to a	process, it needs to	execute a system call demandin	ng more memory befor	e it gets it
8	Multiple Choice - Single Answer	<b>~</b>	3.0		Hide Answer
	y's anomaly says that for a given process	s and a simple page	replacement strategy like FIFO:		
Belady					
	flore physical frames on the system alway	ys reduce the numb	per of page faults that occur		
O N	Nore physical frames on the system alway				
<ul><li>N</li><li>■ N</li></ul>		rease the number of	page faults that occur		
N   N   N   N   N   N   N   N   N   N	Nore physical frames can sometimes incr	rease the number of number of page fac	page faults that occur	f page faults	
N N N N N N N N N N N N N N N N N N N	More physical frames can sometimes incr	rease the number of number of page fac	page faults that occur	f page faults	Hide Answer
N N N N N N N N N N N N N N N N N N N	More physical frames can sometimes increase the fitne number of frames is larger than the Multiple Choice - Single	rease the number of e number of page fac e number of pages the	page faults that occur ults that occur hen it increases the possibility of	f page faults	Hide Answer

, 5:38 PI	wy Kesuits
	We incur the cost of swap-out only when the bit is set to dirty
	Pages which have the dirty bit set are only loaded into the frame
	When the dirty bit is not set, then we are sure the PTE is in the MMU so we don't have to update the TLB
20	Multiple Choice - Single   ✓ 3.0  Answer  Hide Answer
Li	inear page table storing is not preferred because
	Accessing linear page tables is complicated and needs sophisticated hardware support
	Linear page tables are slow
	The memory regions of a process are in contiguous(continuous) pages
	Linear page tables are too large and waste a lot of space in the RAM
21	Multiple Choice - Single  ✓ 3.0  Answer  Hide Answer
M	Which of these is an example of something common in an OS like Linux, but NOT supported by the CPU
	CPU support for notion of a file descriptor
	CPU support for memory management using MMU
	CPU support for traversing the page table hierarchy during a TLB miss
	CPU support for kernel vs user mode execution

© 2025 Copyright CodeTantra.com