

Compiler technquies to improve ILP




Loop unrolling




```
for (i=999; i>=0; i --)

⇒ x[i] = x[i] + y;
```

Operation on floating point doubles--> 8 bytes of space in memory



Loop unrolling In-order wis.




// i = R1 = integer reg. F0 = floating pt reg


F4, F0, F2 //y = F2 – floating pt adder pipeline

R1, R1, #8

R1,R2 Loop //R2=0



Re-ordering/Scheduling



Re-ordering/Scheduling

Loop:

L.D F0, 0(R1)

Stall

ADD.D F4, F0, F2 //y = F2

3 stalls

S.D F4, 0(R1)

SUBI R1, R1, #8

Stall

BNEQ R1,R2 Loop

Loop:

L.D F0, 0(R1)

SUBI R1, R1, #8

► ADD.D F4, F0, F2

3 stalls

S.D F4, 8(R1)

BNEQ R1,R2 Loop

5 * 1000 = 5000 instructions, 2 stalls

for (i=999; i>=0; i--)
$$x[i] = x[i] + y;$$
Unroll loop once

for (i=999; i> \neq 0; (i=i-2)

{
 $x[i] = x[i] + y;$
 $x[i-1] = x[i-1] + y;$
Half the iterations

Once

Loop: for (i=999; i>=0; i=i-2) SUBI R1, R1, #8
BNEQ R1,R2 Loop

Unroll once

```
for (i=999; i>=0; i=i-2)
{
    x[i] = x[i] + y;
    x[i-1] = x[i-1] + y;
}
```

```
Loop:
L.D F0, 0(R1)
ADD.D F4, F0, F2
S.D F4, 0(R1)
        F8, F6, F2
ADD.D
      R1, R1, 16
BNEQ R1,R2 Loop
```

Increase in instructions?

Unroll once --> half the iterations

```
Loop:
   for (i=999; i>=0; i=i-2)
                                   L.D F0, 0(R1)
     x[i] = x[i] + y;
                                   ADD.D F4, F0, F2
\rightarrow x[i-1] = x[i-1] + y;
\rightarrow \chi(i-z)=\chi(i-z)+y
                                   S.D F4, 0(R1)
                                                                   UD
                                   L.D F6, -8(R1)
                                   ADD.D F8, F6, F2
                                                                  Ad 9
                                   S.D F8, -8(R1)
                                                                   50
                                   SUBI R1, R1, 16
                                   BNEQ R1,R2 Loop
```

8 * 500 = 4000 instructions Stalls?

stalls

```
L.D
      F0, 0(R1)
Stall
ADD.D F4, F0, F2
3 stalls
S.D F4, 0(R1)
L.D F6, -8(R1)
Stall
ADD.D F8, F6, F2
3 stalls
     F8, -8(R1)
S.D
SUBI R1, R1, 16
Stall
BNEQR1,R2 Loop
```

Re-ordering/Scheduling f

L.D F0, 0(R1)

Stall

ADD.D F4, F0, F2

3 stalls \leftarrow

"S.D F4, 0(R1)

L.D F6, -8(R1)

Stall

ADD.D F8, F6, F2


3 stalls

S.D F8, -8(R1)

SUBI R1, R1, 16

Stall


BNEQR1,R2 Loop





Reduced stalls--> better CPI Reduced instructions 8 * 500 = 4000 Exec time = Instr * CPI * clk cycle time


Unroll thrice twice


Need to change reg names --> 16 stalls L.D F0, 0(R1) ADD.D F4, F0, F2 S.D F4, 0(R1) L.D F6, -8(R1) ADD.D F8, F6, F2 S.D F8, -8(R1) L.D F0, 0(R1) ADD.D F4, F0, F2 F4, 0(R1) S.D F0, 0(R1) L.D ADD.D F4, F0, F2 F4, 0(R1) S.D SUBI R1, R1, 16 BNEQR1,R2 Loop

















Acknowledgements

- Compiler Optimizations for Exposing ILP IIT Madras
- Loop Unrolling Benefits Georgia Tech