Virtual memory

Acknowledgements:


CO and design- Chapter 5 - Henessey and Patterson


CA- Quant approach- H & P

HPCA- Georgia Tech- Virtual memory

https://www.youtube.com/watch? v=Dz9Hgq65iJw&list=PLAwxTw4SYaPn79fsplluZG34KwbkYSedj

Sandybridge architecture






Memory address space

- Processor's view of memory: 4GB
 RAM physical memory
- Programmers view of memory: MIPS promises <u>each program</u> a 32 bit address space – 2^32 bytes – 4GB
- Multiple programs- Each program www sees/thinks it has 4GB memory: 2^32 address space
- 64 bit address space: 2^64 bytes: > 4GB
- Not enough RAM

PA.= 21-Dache-12-1)-> RAM




Holes in physical memory

Quit Program 1 --> Free 1GB space




- Assume program 3 needs 2GB space- cannot run
- Memory fragmentation




Security

- 2 programs access same address location unless sharing data
- Corrupt data/Crash
- Problem: Same memory space
- Solution: Give each program its own "virtual memory space"



Virtual memory


- What is VM?
- Page tables and translation
- Page faults, Multi-level page tables
- Translation look aside buffer (TLB)
- TLB and Caches




- Problem: Same memory space
- Solution: Give each program its own "virtual memory space"
 - --> Map to the physical RAM memory space


• Without VM: Program address = RAM/physical address

With VM: Program address maps to physical address







Mapping gives the illusion of an unlimited memory as long as Disk has 4GB space --> Every program can get 4GB of space. Data will be brought from disk to RAM




Problem of mapping:

- If we have a word aligned memory, how many mappings do you need?
 - 2^30 --> 1 billion --> x 32 bits per entry (PA=32 bits)
 --> 1GB for mappings entries
 - Mapping each virtual address to a physical address would result in a large number of mapping entries









Address translation

- 32 bit virtual address space, 4kB page, 256MB (2^28) RAM
 - Each page has 4096 addresses Each address do not need translation. It is part of a page offset- Form the lower 12 bits of VA
 - Each page needs a translation
 - Or in other words: $2^32 / 4096 = 2^20$ pages --> These page numbers need translation to physical address. These form 20 bits of VA





Mapping



Page table lookup

32 bit VA: 0x 00003204






Page fault


VA

VA: 0x00000204



Page fault

VA: 0x00000204



Page fault – time taken

- Compute virtual address from LW/SW
- PT lookup (PT in RAM) = memory access and Compute physical address of 0x00000204
- Say Data not in RAM
- CPU generates page fault exception -->
- OS page fault handler
- OS chooses a victim to evict from RAM, writes it to disk if the page is dirty.
- OS <u>read page from disk to RAM</u> and 2eth updates PTE
- Hand it over to CPU
- PT Lookup --> No fault

1 cycle

100 cycles

thy Rah 1000 cycles

100

100000 cycles

00000 cvcle

During this long time Cook usually switches to execute another process, while saving context of previous process

TLB

Page fault: Summary


Compute virtual address from LW/SW

• PT lookup (PT in RAM) = memory access and Compute physical address of 0x00000204

Say Data not in RAM

CPU generates page fault exception --> OS page fault handler


- OS chooses a victim to evict from RAM, based on its replacement policy, writes it **to disk** if the page is dirty.
- Save the context (registers, PC etc) of the current process, switch to another process
- Disk interrupt routine --> <u>reads page from disk</u>
 <u>to RAM</u> and updates PTE
- Faulting instruction is restored, PT Lookup -->
 No fault



> AGUT AL-U-> Par

Role of OS

- Page fault:
 - How does the OS know the location of the page on disk, given the virtual address?
- For each page of a process, in the virtual address space, OS keeps track of the location on disk in a "swap space" on disk. This happens when it creates a process
 - This information can also be part of PT with the address on disk



Writes to pages in memory

- Note that physical memory or main memory acts as a cache for the hard disk
- Virtual memory systems must use write-back, performing writes into the page in memory, and copying the page back to disk when it is replaced in the memory.
 - "Dirty bit" concept


Page table entries

- Consider a physical memory of size 4GB
 Virtual memory 32GB. Page size: 4kB
- How many page table entries does the page table has?

Eg

How many bits are needed for each of the following: Virtual address, Physical address, Virtual page number, Physical page number, Page Offset

- 32-bit ISA, 4-KB pages, 1 GB of RAM
- 32-bit ISA, 16-KB pages, 2 GB of RAM
- 64-bit ISA, 16-KB pages, 16 GB of RAM




J, 2/4

2

64 34 1 514 64-14 34-19

Page size

- Small pages: Large Page table
- Large pages: Small PT, but will have to replace pages in large chunks.
 - Also suffer from internal fragmentation
- Typical sizes: Few kB to a few MB (4kB, 32MB)



Problem 1: Size of a flat page table

- Page tables are stored in RAM/physical memory
- 2861 entry per page in Virtual address space
 - Number of page table entries (PTE) = Virtual memory size/ Page size
 - 4GB/4kB
 - PT Size = No of PTE * Size of each entry
 - (4GB/4kB)*4B = 4MB per program or per process
 - If Virtual address space is 64 bits, then PT size will not even fit in RAM! (4*10^15) (
 - Solution: Multiplevel page tables

Problem 2: Virtual address space

64-63-1745 VM 44B

(4GB) PT

1GB kernel space

LGR

4kB

Stack 2 × 48

Stack 2 × 48

Shared Libraries

Heap

Code

Reserved I/O


Thesentire 4GB Virtual address space will not be used a program

A program uses only a limited part of this address space: Code, Data, Stack, heap


But, the Page table entries will still be available for the entire space (like the unused part, kernel space etc) and these occupy space


Can we omit these page table entries?


Multi-level PT Paging the page tables



Memory (RAM)







1st level PT should be in RAM, 2nd level can be on disk, since we can easily find the PA through 1st level PT

Single vs 2 level PT

- 32 bit VA, 4kB page, 8 bytes per entry
- 1024 entry outer and inner page tables
 Program-uses VIVI from address

0 to 0x00010000

lage faut

Single or flat Page Table size:

Virtual address size/Page size = No of pages

 $2^32 VA/2^12 = 2^20 pages or PT entries$


 $2^20 * 8$ bytes per entry = 8MB

Single vs 2 level PT

- 32 bit VA, 4kB page, 8 bytes per entry
- 1024 entry outer and inner page tables
- Program uses VM from address


= 8kB

https://www.clear.rice.edu/comp425/slides/L31.pdf




16kB total size- huge memory saving

compared to flat page table



Virtual Address



3 Level paging system

LWS)(0(52) Addrgen Addrtrans. fage nes 8 k B Mis MW pc-M