Processor Pipelining

Introduction to Computer Architecture
David Black-Schaffer

Contents

- Processor speed
 - Single-cycle datapath (from the previous lecture)
 - Multi-cycle
 - Pipelined
- Pipelining
 - What is pipelining?
 - Why pipeline?
- · Building a processor pipeline
 - Cutting up the single-cycle processor
 - A walk through the MIPS pipeline
 - Pipeline control logic
 - Real world pipelines

Material that is not in this lecture

Readings from the book

- Detailed control logic (Pipelined control in the book)
- Designing instruction sets for pipelining (4.5)
- Introduction to hazards (p. 335-343)

The book has excellent descriptions of this topic.


Please read the book before watching this lecture.


The reading assignment is on the website.


(Don't forget: the assigned reading may include details or bits and pieces that I don't cover in the lecture. You're responsible for that as well on the exam.)


Processor speed


(What limits our clock?)
















































Why pipeline? • If we can keep the pipeline full we get better throughput (per time) Laundry: 1 load of laundry/hour – Car: 1 car/hour – MIPS: 1 instruction/cycle But, we have the same latency (total time per) - Laundry: 4 hours for each load of laundry 4 hours for each car – Car: - MIPS: 5 cycles for each instruction Pipelining is faster because we use all resources at the same time - Laundry: Washer, dryer, folding, and closet Base assembly, engine assembly, wheel assembly, cab assembly - MIPS: Instruction fetch, register read, ALU, memory, and register write But, it only works if we keep the pipeline full! Empty slots mean unused resources (this is the hard part in reality)




Pipeline speedup If all the stages are the same length (e.g., balanced) Time per finished unit pipelined = Time per finished unit non-pipeline Number of pipeline stages Example: Pipelined Time per laundry load = 4h/4 stages = 1 load every 1h (throughput) Time per car = 4h/4 stages = 1 car every 1h (throughput) But Time for per laundry load is still 4h (latency) Time for per car is still 4h (latency) Pipelining only helps when the pipeline is full: not when it is filling Speedup for 4 loads of laundry was only 2.3x, not 4x

Why not a zillion stages?


- Ideally we get an Nx speedup for a pipeline with N stages
- Why not use a zillion stages to get a zillion x speedup?
- · Two problems:
 - Most things can't be broken down into infinitely small chunks
 - Think about the processor we built:
 - How much can we chop up the ALU? or the RF?
 - · Practical limit to logic design
 - There is an overhead for every stage
 - We need to store the state (which instruction) for each stage
 - This requires a register, and it takes some time







Ideal pipelines and reality

- Not all stages are the same length (not balanced)
 - E.g., RF read may be longer than ALU operation
 - Forces the clock to be the slowest stage, which may not be 1/n
- There overhead for long pipelines
 - Hard to chop up the work
 - Pipeline registers take up time
- Hard to keep the pipeline full (We'll see more of this in the next lecture)











Perform	ance be	enefits (of pipel	ined M	IPS	
ClockPipelineClockNote that	ycle design set for slowe d design: set for slowe at some ins control to m	est instruction est stage: 20 tructions o	Ops Ion't use so	ome stages		nt instruction
Instr	IF Instruction Fetch	ID Decode & RF Read	EX Execute	MEM Access Memory	WB Write back to RF	Total time
lw	200ps	100ps	200ps	200ps	100ps	800ps
sw	200ps	100ps	200ps	200ps		700ps
R-format	200ps	100ps	200ps		100ps	600ps
beq	200ps	100ps	200ps			500ps


A walk through the MIPS pipeline









































Pipeline summary

• Pipelines allow us to run faster by:

- Increasing the clock frequency (shorter chunks of work)
- Processing different parts of different instructions at the same time (parallel)
- Ideally nx speedup for an n-stage pipeline

Pipelines don't work so well if:

- The stages are unbalanced (hard to chop up some operations)
- The pipeline is not kept full (not all operations use all stages)
- Too much overhead from registers (pipeline registers are not free)

MIPS pipeline

- 5 stages: IF, ID, EX, MEM, WB

Question on instr

• instruction mix and performance penalty for not using all pipeline stages – in class?