

# Processor Pipelining

Introduction to Computer Architecture  
David Black-Schaffer

## Contents

- **Processor speed**
  - Single-cycle datapath (from the previous lecture)
  - Multi-cycle
  - Pipelined
- **Pipelining**
  - What is pipelining?
  - Why pipeline?
- **Building a processor pipeline**
  - Cutting up the single-cycle processor
  - A walk through the MIPS pipeline
  - Pipeline control logic
  - Real world pipelines

## Material that is not in this lecture

### Readings from the book

- Detailed control logic (Pipelined control in the book)
- Designing instruction sets for pipelining (4.5)
- Introduction to hazards (p. 335-343)

The book has excellent descriptions of this topic.

**Please read the book before watching this lecture.**


**The reading assignment is on the website.**

(Don't forget: the assigned reading may include details or bits and pieces that I don't cover in the lecture. You're responsible for that as well on the exam.)


## Processor speed

(What limits our clock?)

## Single-cycle datapath




## Single-cycle execution times




## One solution: multi-cycle processor





- Let the **fastest instruction determine the clock cycle**
- And have slower instructions take multiple cycles



## Can we do better?

- (Of course)
- Let's **break up instructions** into the **same set of phases**
- Now the longest **phase** determines the cycle time...





### Pipelining example 1: laundry (serial)

15


- 4 activities for a load:
  - Wash (1h), Dry (1h), Fold (1h), Put away (1h)
- How long for 4 loads?
  - Wash + Dry + Fold + Put away = 4h
  - 4 loads \* 4h/load = 16 h

Q: What percentage of our resources are we using?

- ☐ 100%
- ☐ 50%
- ☐ 25%

A: 25%

We are only using 1 of the wash, dry, fold, and put away units at any given time. The other three are idle.



How can pipelining help?

### Pipelining example 1: laundry (pipelined)

16


- Let's try overlapping the activities
- How long for 4 loads?
  - 4 loads in 7 hours
  - (Each load still takes 4h)
  - 7h vs. 16h is 2.3x faster!

Q: How many people would you need to do all four activities at the same time?

- ☐ 1
- ☐ 2
- ☐ 4

A: 4

Now doing (up to) four things at once, so we need 4 people. This is equivalent to needing control logic for 4 instructions at once.




Much more efficient. When we do 4 loads at once we use all resources at the same time!

Pipelining helps by letting us use all resources at the same time for different activities.

### Pipelining example 2: car assembly (serial)

17

- Henry Ford assembly line
- Pipelined production




Non-pipelined: 1 car/4 hours

### Pipelining example 2: car assembly (serial)

18


- Henry Ford assembly line
- Pipelined production



### Pipelining example 2: car assembly (serial)

19


- Henry Ford assembly line
- Pipelined production



### Pipelining example 2: car assembly (serial)

20

- Henry Ford assembly line
- Pipelined production




### Pipelining example 2: car assembly (serial)

21

- Henry Ford assembly line
- Pipelined production

Pipeline is now full. Optimal efficiency because we use all resources at the same time.



### Pipelining example 2: car assembly (serial)

22

- Henry Ford assembly line
- Pipelined production

Q: What happens to your efficiency if you can't keep the pipeline full?

- ☐ Goes up
- ☐ Stays the same
- ☐ Goes down

A: Goes down

If the pipeline is not full you are not using all your resources, so you are less efficient.



Pipelined: 1 car/hour






## Why not a zillion stages?

29


- Ideally we get an  $N\times$  speedup for a pipeline with  $N$  stages
- Why not use a zillion stages to get a zillion  $\times$  speedup?
- Two problems:
  - Most things **can't be broken down into infinitely small chunks**
    - Think about the processor we built:
    - How much can we chop up the ALU? or the RF?
    - Practical limit to logic design
  - There is an **overhead for every stage**
    - We need to store the state (which instruction) for each stage
    - This requires a register, and it takes some time



## Pipeline registers and overhead

30


- Each pipeline stage is **combinational logic** (think: ALU, sign extension)
- Need to store the **state** for each stage (think: which instruction)
- Need **pipeline registers** between each stage to store the instruction for the stage



## Pipeline clocking

31

- Clock speed determined by **register** → **stage** → **register**
  - **Clock** moves data into **first register**
  - Data goes through the **stage** (combinational: think an adder)
  - Data needs to be at the **next register** in time for the **next clock**



## Ideal pipelines and reality

32

- **Not all stages are the same length** (not balanced)
  - E.g., RF read may be longer than ALU operation
  - Forces the clock to be the slowest stage, which may not be  $1/n$
- There **overhead for long pipelines**
  - Hard to chop up the work
  - Pipeline registers take up time
- Hard to keep the pipeline full  
(We'll see more of this in the next lecture)

36

## Building a processor pipeline


Cutting up the single-cycle processor

## How should we divide up the MIPS instructions?

37

(You've already seen it...)

Note: these are not to scale in terms of time.



1. **IF:** Instruction fetch from memory
2. **ID:** Instruction decode and register read
3. **EX:** Execute operation or calculate address
4. **MEM:** Access memory
5. **WB:** Write result back to register

**Q:** What is missing from this picture?


- Balanced stages
- Pipeline registers
- Write back for the RF

**A:** Pipeline registers  
We need them to store the state (instruction and results) between stages.

38

## Add the pipeline registers

- Registers hold the information produced between stages
- Move that data to the next stage on the clock



And we repeat...

Clock

## Performance benefits of pipelined MIPS

39

- Single-cycle design:**
  - Clock set for slowest instruction: **800ps clock time**
- Pipelined design:**
  - Clock set for slowest stage: **200ps**
- Note that some instructions don't use some stages
  - Need control to make sure the stages do the right thing for the right instruction


Instr	IF Instruction Fetch	ID Decode & RF Read	EX Execute	MEM Access Memory	WB Write back to RF	Total time
lw	200ps	100ps	200ps	200ps	100ps	800ps
sw	200ps	100ps	200ps	200ps		700ps
R-format	200ps	100ps	200ps		100ps	600ps
beq	200ps	100ps	200ps			500ps




## A walk through the MIPS pipeline

### Pipeline walkthrough: load


- Let's see how a load instruction goes through the pipeline
- Key points:
  - What happens in each stage? (combinational)
  - What is stored in each pipeline register? (state)











### IF for load



### ID for load








## Flow of instructions through the pipeline


57



## Real world pipelines


## We saw this earlier

61



## What is AMD doing?

62



### Pipeline summary

63

- **Pipelines allow us to run faster by:**
  - Increasing the **clock frequency** (shorter chunks of work)
  - Processing different parts of **different instructions at the same time** (parallel)
  - Ideally  $nx$  speedup for an  $n$ -stage pipeline
- **Pipelines don't work so well if:**
  - The stages are **unbalanced**  
(hard to chop up some operations)
  - The pipeline is **not kept full**  
(not all operations use all stages)
  - Too much **overhead from registers**  
(pipeline registers are not free)
- **MIPS pipeline**
  - 5 stages: IF, ID, EX, MEM, WB

### Question on instr

66

- instruction mix and performance penalty for not using all pipeline stages – in class?