# \*Lab 2: Hello Ayalon-MM

How to design an IP communicating with Avalon-MM interface?

Written by Geng You Chen (gengyouchen@gmail.com)

### \*Go much deeper than Lab 1

- \*Similarly to Lab 1, now in Lab 2 you need to design a SOPC system running three C/C++ functions at the same time:
  - \*Function 1: According to the value read from 7-Segment Displays every three seconds, repeatly print some information on Character LCD.
  - \*Function 2: Set new value to 7-Segment Displays every 100 milliseconds. The new value is increasing one per 100 milliseconds.
  - \*Function 3: Control Red LEDs according to Toggle Switches anytime.
- \*Similarly to Lab 1, you will use  $\mu$ C/OS-II for multi-task programming. Because  $\mu$ C/OS-II is RTOS (Real Time Operating System), not general purpose operating system such as Windows and Linux, it guarantees higher priority tasks "always preempt" CPU from lower priority tasks. Since Function 3 never hands over CPU to other functions, you must set Function 3 to the lowest priority (the biggest priority number).
- \*In Lab 2, you need to design a controller (IP) for 7-Segment Displays. Because your IP will be attached to Altera Avalon Bus, your IP need to communicate with Avalon-MM interface.

# \*What is Memory Mapping?

- \*In your C/C++ program, when you dynamically allocate some data in the memory (e.g. SDRAM), it will return a pointer which stores the memory address of your data. Next time, you can easily access your data through this memory address.
- \*Similarly, in Altera SOPC Builder, when you attach a hardware to the bus, Nios II EDS will copy its base address to a header file named "system.h". Therefore, your C/C++ program can easily access interface registers of the hardware through this base address plus some offsets you need.
- \*You can't tell the difference between a address pointed to a real memory and a address pointed to a hardware. Because the I/O of the hardware are memory-mapped to the I/O of the real memory by the Altera Avalon Bus, Nios II CPU doesn't need any special instruction to control any hardware, just treats entire bus as a real memory and does memory accessing.
- \*Another viewpoint is that there's no difference between a real memory and a normal hardware because a memory controller is also a hardware. When you think you are accessing a certain memory address, in reality, you are accessing a base address of a memory controller plus offsets.

# \*With the Memory Mapping, why we still need IORD/IOWR?

- \*Compared with the clock of CPU, accessing memories needs a very long time, especially off-chip memories (e.g. SDRAM). To improve the speed, inside CPU, there's a cache which stores frequently used data. For example, assume the cache can store only 1 data, then:
  - 1. Now CPU wants to read X, so it tries to find X in the cache. However, the cache is empty. Therefore, it moves X from the memory to the cache and reads it.
  - 2. Now CPU wants to read X. It can find X in the cache and directly read it.
  - 3. Now CPU wants to write X. It can find X in the cache and directly write it.
  - 4. Now CPU wants to read X. It can find X in the cache and directly read it.
  - 5. Now CPU wants to read Y, so it tries to find Y in the cache. However, there's no Y in the cache and the cache is full. Therefore, it moves X from the cache back to the memory. Then, it moves Y from the memory to the cache and reads it.
- \* For a real memory, the cache mechanism is good because it decreases the need of accessing memory. However, some memory accessing is not for real memory, but memory-mapped to the hardware I/O. These memory accessing cannot be held in the cache, otherwise, the result of I/O may be incorrect or delayed. Therefore, we need to use IORD and IOWR to bypass the cache mechanism.


#### \*Avalon-MM Interface

- \*For C/C++ programmers, they can see that all interface registers of your IP are directly attached to the Avalon-MM Bus. They can access each interface registers according to bus addresses.
- \*However, it's not true for IP designer. You cannot define interface registers as I/O pins of IP module. To talk with the Avalon-MM Bus, your I/O pins need to follow the Avalon-MM Interface:
  - \*Define an input pin named write\_n (only one bit) and an input pin named writedata (can be multiple bits as you wish). The Avalon-MM Bus will use write\_n to tell your IP that now the C/C++ program calls a IOWR function and the value of writedata is the data in IOWR(base, offset, data).
  - \* Define an input pin named read\_n (only one bit) and an output pin named readdata (can be multiple bits as you wish). The Avalon-MM Bus will use read\_n to tell your IP that now the C/C++ program calls a IORD function. After a clock cycle, the Avalon-MM Bus will read the value of readdata and use this value as the return value of IORD function.
  - \*Define a input pin named address (can be multiple bits as you wish). When the C/C++ program calls IORD or IOWR, the value of address is the offset in IORD(base, offset) or IOWR(base, offset, data).
- \*Your IP needs to read or write your interface registers according to I/O pins (write\_n, writedata, read\_n, readdata, address) of the Avalon-MM Interface.

# \*All interfaces in Avalon Bus

- \*Clock Interfaces
  - \*Clock Input (csi): You need clk and reset\_n for hardware synchronization.
  - \*Clock Output (cso): PLL uses cso to output the special-frequency clocks.
- \*Avalon-MM Interfaces
  - \*Avalon-MM Master (avm): CPU uses avm to be a master of all IPs on bus.
  - \*Avalon-MM Slave (avs): Your IP uses avs to be a slave of CPU on the bus.
- \*Interrupt Interfaces
  - \*Interrupt Sender (ins): Timer uses ins to interrupt CPU from current task.
  - \*Interrupt Receiver (inr): CPU uses inr to accept interrupt from IPs on bus.
- \*Avalon-MM Tristate Interfaces
  - \*Avalon-MM Tristate Master (atm): Tristate bridge uses atm to talk to its IPs.
  - \*Avalon-MM Tristate Slave (ats): Flash controller attached to bridge uses ats.
- \*Avalon-ST Interfaces
  - \*Avalon-ST source (aso): Some IPs use aso to directly send data bypass CPU.
  - \*Avalon-ST sink (asi): Some IPs use asi to directly receive data bypass CPU.
- \*Conduit Interfaces (coe): You need export to connect outside SOPC module.

#### Development Board (Terasic DE2-70)



To design a seven segment controller, I need to define the I/O pins of my module. Here I name 3 interfaces: s0 (Clock Input), s1(Avalon-MM Slave) and s2(Conduit).

```
module seg7 (
   // Define "s0" as "Clock Input"
   input csi s0 clk,
   input csi s0 reset n,
  // Define "s1" as "Avalon Memory Mapped Slave"
   input avs s1 write n,
   input avs s1 read n,
   input [2:0] avs s1 address,
   input [3:0] avs s1 writedata,
   output reg [3:0] avs s1 readdata,
   // Define "s2" as "Conduit"
   output [6:0] coe s2 export oHEXO D,
   output [6:0] coe s2 export oHEX1 D,
   output [6:0] coe s2 export oHEX2 D,
   output [6:0] coe s2 export oHEX3 D,
   output [6:0] coe s2 export oHEX4 D,
   output [6:0] coe s2 export oHEX5 D,
   output [6:0] coe s2 export oHEX6 D,
   output [6:0] coe s2 export oHEX7 D,
   output coe s2 export oHEX7 DP,
   output coe s2 export oHEXO DP,
   output coe s2 export oHEX1 DP,
   output coe s2 export oHEX2 DP,
   output coe s2 export oHEX3 DP,
   output coe s2 export oHEX4 DP,
   output coe s2 export oHEX5 DP,
   output coe s2 export oHEX6 DP
);
```

Inside my IP module, I create 8 interface registers for 8 seven-segment displays. Each seven-segment displays can shows: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, b, C, d, F. Therefore, I need 4 bits to represent these 16 conditions.

```
// Create interface registers
reg [3:0] num0;
reg [3:0] num1;
reg [3:0] num2;
reg [3:0] num3;
reg [3:0] num4;
reg [3:0] num5;
reg [3:0] num5;
reg [3:0] num6;
reg [3:0] num7;
```

I read or write 8 interface registers according to I/O pins of Avalon-MM Slave Interface. (The coding style is bad for real IC design, but I think it's good for educational purpose)

```
// Read or write interface registers according to Avalon-MM interface
always @ (posedge csi s0 clk or negedge csi s0 reset n) begin
   if (csi s0 reset n == 1'b0) begin
      num0 <= 4'b00000:
      num1 <= 4'b00000:
      num2 <= 4'b0000;
      num3 <= 4'b00000:
      num4 <= 4'b00000;
      num5 <= 4'b00000:
      num6 <= 4'b00000;
      num7 <= 4'b00000:
   end else if (avs s1 read n == 1'b0) begin
      case (avs s1 address)
         3'b000: avs s1 readdata <= num0;
         3'b001: avs s1 readdata <= num1;
         3'b010: avs s1 readdata <= num2;
         3'b011: avs s1 readdata <= num3;
         3'b100: avs s1 readdata <= num4;
         3'b101: avs s1 readdata <= num5;
         3'b110: avs s1 readdata <= num6;
         3'b111: avs s1 readdata <= num7;
      endcase
   end else if (avs s1 write n == 1'b0) begin
      case (avs s1 address)
         3'b000: num0 <= avs s1 writedata;
         3'b001: num1 <= avs s1 writedata;
         3'b010: num2 <= avs s1 writedata;
         3'b011: num3 <= avs s1 writedata;
         3'b100: num4 <= avs s1 writedata;
         3'b101: num5 <= avs s1 writedata;
         3'b110: num6 <= avs s1 writedata;
         3'b111: num7 <= avs s1 writedata;
      endcase
   end
end
```


I use my binary\_to\_seven\_segment\_converter sub-module to decode the binary representation used by interface registers to the seven-segment representation. Also, I don't want decimal points so I turn off all of them (active-low signals). These output signals will be exported to the top module (outside SOPC module).


```
// Convert binary codes to seven segment codes
  binary to seven segment converter u0 (.seven segment (coe s2 export oHEXO D), .binary (num0));
  binary to seven segment converter u1 (.seven segment (coe s2 export oHEX1 D), .binary (num1));
  binary to seven segment converter u2 (.seven segment (coe s2 export oHEX2 D), .binary (num2));
  binary to seven segment converter u3(.seven segment(coe s2 export oHEX3 D), .binary(num3));
  binary to seven segment converter u4(.seven segment(coe s2 export oHEX4 D), .binary(num4));
  binary to seven segment converter u5 (.seven segment (coe s2 export oHEX5 D), .binary (num5));
  binary to seven segment converter u6(.seven segment(coe s2 export oHEX6 D), .binary(num6));
  binary to seven segment converter u7 (.seven segment (coe s2 export oHEX7 D), .binary (num7));
  // Turn off all decimal point
  assign coe s2 export oHEXO DP = 1'b1;
  assign coe s2 export oHEX1 DP = 1'b1;
  assign coe s2 export oHEX2 DP = 1'b1;
  assign coe s2 export oHEX3 DP = 1'b1;
  assign coe s2 export oHEX4 DP = 1'b1;
  assign coe s2 export oHEX5 DP = 1'b1;
  assign coe s2 export oHEX6 DP = 1'b1;
  assign coe s2 export oHEX7 DP = 1'b1;
endmodule
```


The binary\_to\_seven\_segment\_converter module used by my IP is defined as follows:


```
module binary to seven segment converter (
   output reg [6:0] seven segment,
   input [3:0] binary
);
   always @ (binary) begin
      case (binary)
         4'b0000: seven segment <= 7'b1000000;
         4'b0001: seven segment <= 7'b1111001;
         4'b0010: seven segment <= 7'b0100100;
         4'b0011: seven segment <= 7'b0110000;
         4'b0100: seven segment <= 7'b0011001;
         4'b0101: seven segment <= 7'b0010010;
         4'b0110: seven segment <= 7'b0000010;
         4'b0111: seven segment <= 7'b1111000;
         4'b1000: seven segment <= 7'b00000000;
         4'b1001: seven segment <= 7'b0010000;
         4'b1010: seven segment <= 7'b0001000;
         4'b1011: seven segment <= 7'b0000011;
         4'b1100: seven segment <= 7'b1000110;
         4'b1101: seven segment <= 7'b0100001;
         4'b1110: seven segment <= 7'b0000110;
         default: seven segment <= 7'b0001110;
      endcase
   end
endmodule
```


To let my IP be a component in SOPC Builder, I click Project -> New component.













Prev

Next >


For new Dynamic Addressing technology, when CPU wants to read a 4-bit output of my IP, Avalon Bus will automatically read my IP for 8 times and return a 32-bits value. This is not what I want, so I change it back to Native Addressing.

Finish...







Now I can see my IP in component library. I simply click my IP to add it to my SOPC module.



The default value works, so I directly click the finish button.



I rename my new controller to seven\_segment\_displays\_controller and use clock\_to\_CPU as its clock source.



I need to connect the exported signals (Conduit Interface) of SOPC module to I/O pins of top module. These wires are not auto-generated by SOPC Builder.

```
// For toggle switches controller:
   .in port to the toggle switches controller (iSW),
  // For push button switches controller:
   in port to the push button switches controller (iKEY),
  // For red LEDs controller:
   .out port from the red LEDs controller (oLEDR),
  // For green LEDs controller:
   .out port from the green LEDs controller (oLEDG),
     the seven segment displays controller
   .coe_s2_export_oHEXO_DP_from_the_seven_segment_displays_controller(oHEXO_DP),
   .coe s2 export oHEXO D from the seven segment displays controller (oHEXO D),
   .coe s2 export oHEX1 DP from the seven segment displays controller (oHEX1 DP),
   .coe s2 export oHEX1 D from the seven segment displays controller (oHEX1 D),
   .coe_s2_export_oHEX2_DP_from_the_seven_segment_displays controller(oHEX2_DP),
   .coe s2 export oHEX2 D from the seven segment displays controller (oHEX2 D),
   .coe s2 export oHEX3 DP from the seven segment displays controller (oHEX3 DP),
   .coe s2 export oHEX3 D from the seven segment displays controller (oHEX3 D),
   .coe s2 export oHEX4 DP from the seven segment displays controller (oHEX4 DP),
   .coe s2 export oHEX4 D from the seven segment displays controller (oHEX4 D),
   .coe_s2 export oHEX5 DP from the seven segment displays controller(oHEX5 DP),
   .coe s2 export oHEX5 D from the seven segment displays controller (oHEX5 D),
   .coe s2 export oHEX6 DP from the seven segment displays controller (oHEX6 DP),
   .coe s2 export oHEX6 D from the seven segment displays controller (oHEX6 D),
   .coe_s2_export_oHEX7_DP_from the seven segment displays controller(oHEX7_DP),
   .coe s2 export oHEX7 D from the seven segment displays controller (oHEX7 D),
  // System reset:
   .reset n(cpu reset n)
);
```

andmodule.

To let other C/C++ programmers understand the meaning of each interface registers, I provide a Register Map in my IP driver (just a simple C/C++ header).

```
#ifndef SEG7 H
#define SEG7 H
#include <io.h>
// Register Map
#define SEG7 NUMO 0
#define SEG7 NUM1 1
#define SEG7 NUM2 2
#define SEG7 NUM3 3
#define SEG7 NUM4 4
#define SEG7 NUM5 5
#define SEG7 NUM6 6
#define SEG7 NUM7 7
```

I also do Hardware Abstraction in my IP driver which provides 2 high-level functions.

```
// Hardware Abstraction
int get seg7 (void *base)
   int value = 0:
   value += IORD(base, SEG7 NUM0) * 1;
   value += IORD(base, SEG7 NUM1) * 10;
   value += IORD(base, SEG7 NUM2) * 100;
   value += IORD(base, SEG7 NUM3) * 1000;
   value += IORD(base, SEG7 NUM4) * 10000;
   value += IORD(base, SEG7 NUM5) * 100000;
    value += IORD(base, SEG7 NUM6) * 1000000;
    value += IORD(base, SEG7 NUM7) * 10000000;
    return value;
void set seg7 (void *base, int value)
    IOWR (base, SEG7 NUMO, value / 1 % 10);
    IOWR (base, SEG7 NUM1, value / 10 % 10);
    IOWR (base, SEG7 NUM2, value / 100 % 10);
    IOWR (base, SEG7 NUM3, value / 1000 % 10);
    IOWR (base, SEG7 NUM4, value / 10000 % 10);
    IOWR (base, SEG7 NUM5, value / 100000 % 10);
    IOWR (base, SEG7 NUM6, value / 1000000 % 10);
    IOWR (base, SEG7 NUM7, value / 10000000 % 10);
#endif
```

I change the default hello\_ucosii.c file into the following 3 tasks C/C++ program. Noticed that for  $\mu C/OS-II$ , the biggest priority number has the lowest priority.

```
#include <io.h>
#include <stdio.h>
#include "includes.h"
#include "system.h"
#include "seg7.h"
OS STK s1[2048], s2[2048], s3[2048];
void f1(void *p) {
    while (1) {
       printf("EECS2002 Lab2\nName: 9760111\n");
        OSTimeDlyHMSM(0, 0, 3, 0);
       printf("call: get seg7()\nreturn: %d\n", get seg7((void*) SEVEN SEGMENT DISPLAYS CONTROLLER BASE));
        OSTimeDlyHMSM(0, 0, 3, 0);
void f2 (void *p) {
   int i = 0:
    while (1) {
        set seg7((void*) SEVEN SEGMENT DISPLAYS CONTROLLER BASE, ++i);
       OSTimeDlyHMSM(0, 0, 0, 100);
    }
void f3(void *p) {
    while (1) {
        IOWR (RED LEDS CONTROLLER BASE, 0, IORD (TOGGLE SWITCHES CONTROLLER BASE, 0));
int main() {
    OSTaskCreateExt(f1, 0, (void*) &s1[2047], 1, 1, s1, 2048, 0, 0);
    OSTaskCreateExt(f2, 0, (void*) &s2[2047], 2, 2, s2, 2048, 0, 0);
   OSTaskCreateExt(f3, 0, (void*) &s3[2047], 3, 3, s3, 2048, 0, 0);
    OSStart();
    return 0;
```

# \*Review Questions

- 1. µC/OS-II can guarantee that the most important task in our system can response to our user within a given time. Explain it. (Hint: Preemptive) This special characteristic is useful in some real-world applications. Give at least one example of its applications. (Hint: Emergency)
- 2. Nios II CPU can't tell the difference between a real memory and our IP hardware. Explain it. (Hint: Memory Mapping) This characteristic may cause incorrect I/O results of our IP. Explain it. (Hint: Cache Memory) How to prevent these incorrect I/O results? (Hint: Bypass Cache)
- 3. In the Avalon-MM Interface, when write\_n goes low, writedata becomes the data in IOWR(base, offset, data) at the same clock cycle. However, when read\_n goes low, the return value of IORD is defined as readdata at the next cycle, not the current cycle. Explain it. (Hint: Bi-direction)
- 4. A SOPC system has a Ethernet Controller downloading a DVD movie file from webs, and a SD card controller writing this file to a 8GB SD card. Which Avalon interface may have the better performance, Avalon-ST or Avalon-MM Tristate or Avalon-MM? Why? (Hint: Data Path)