

Geng-You CHEN (陳庚佑)

gengyouchen@gmail.com | +886 931472408 | linkedin.com/in/gengyouchen | github.com/gengyouchen

I'm a software engineer with good fundamentals in CS (algorithm, data structure, computer architecture, OS, and network).
I have 4.5 years of working experience in embedded systems, and 0.5 year in EDA (electronic design automation).
I'm also a researcher in computer architecture, with 2 top journal/conference papers earning +40 citations.

Work Experiences

MediaTek, Inc.

Software Engineer, Set-top Box

Software Engineer, TV SoC (former MStar Semiconductor, Inc.)

Taipei City, Taiwan

Jan 2019 ~ Mar 2019

Nov 2014 ~ Dec 2018

I'm an USB expert in our SoC platforms, focusing on Linux Kernel's USB core, EHCI (USB 2.0) driver, and the mass storage driver.
I helped IC designers to debug/validate their USB host controller design, and co-worked with our SoC's customers (e.g. Samsung, LG) for improving their USB compatibility with 3rd party devices.

- I improved Linux Kernel's USB by discovering and eliminating more than 200 3rd-party device compatibility issues
 - ✓ Annual # of USB compatibility issues is reduced by up to 84% (measured in my Korea customer's project)
- I achieved an innovative "Lazy Resuming" idea in Linux Kernel's DPM (device power management)
 - ✓ System wake-up time is improved by up to 10x (measured when a slow USB hard disk is plugged into the system)
- I re-wrote entire USB layer from the ground in U-Boot to help customers get way from GPL license
 - ✓ More than 6 models of SoCs can be completely GPL-free, and used by China customers for security applications
- I worked oversea with customers (5 weeks in a year), and helped our IC designers improve/validate their next generation TV SoCs
 - ✓ I became the USB software owners for more than 15 models of major TV SoCs (more than 50% global market share)

TinnoTek, Inc. (Closed. It's a EDA company founded by Prof. Shi-Yu Huang)

Software Intern, EDA (Electronic Design Automation)

Hsinchu City, Taiwan

Jul 2011 ~ Dec 2011

I'm software engineer focusing on how to speed-up our existing SoC power simulation software (written in C/C++) using FPGA.

- I developed a tool which scans customer's Verilog source codes, and generates & routes our power monitoring modules into them.
 - ✓ With the help of FPGA, our SoC power simulation software is speeded up by more than 10x (depends on customer's SoC size).

Educations

Dept. of CSIE, National Taiwan University

M.S., Computer Science (Advisor: Prof. Chia-Lin Yang)

Taipei City, Taiwan

Sep 2012 ~ Jun 2014

- Overall GPA: 4.28/4.30 (ranking: 3/144)
 - ✓ I was elected as a Honorary Member of the Phi Tau Phi Scholastic Honor Society of the Republic of China

Undergraduate Program of EECS, National Tsing Hua University

B.S., Electrical Engineering

Hsinchu City, Taiwan

Sep 2008 ~ Jun 2012

Researches & Publications

Exploiting Write Heterogeneity of Morphable MLC/SLC SSDs in Datacenters with Service-Level Objectives

Published in *IEEE Transactions on Computers (TC)*, one of the top journals in computer architecture

USA

Mar 2017

- I proposed an online algorithm which smartly guides MLC SSDs to temporarily operate at SLC mode in order to meet the data center's SLO requirement (e.g. 99% of I/O requests should be completed within 100ms) without over-provisioning more storage nodes
 - ✓ For real workloads requiring 2.4x over-provisioning to meet their SLO, I can meet the same SLO without any over-provisioning, by just sacrificing less than 2.8% of SSD's lifetime (due to using SLC mode)

DuraCache: A Durable SSD Cache Using MLC NAND Flash

Published in *ACM/EDAC/IEEE Design Automation Conference (DAC)*, one of the top conferences in computer architecture

USA

May 2013

- I used FPGA to build a test platform for wearing out MLC NAND Flash chips and measuring how their BER (bit error rate) grow
 - ✓ My experiment result inspired us that if we design our data center to treat the data corruptions in SSD as regular cache misses, we can improve the SSD lifetime by more than 1.7x, by just sacrificing less than 1% of cache hit count

Technical Skills

- C/C++ (proficient), C#, Java, Verilog, SystemC, HTML, PHP, MySQL, Git, Bash
- Domain expertise
 - Linux Kernel's device driver (as an USB expert in MediaTek with 4.5 years of experience)
 - SSD storage system (as a computer architecture researcher with 2 top papers earning more than 40 citations)