```
// Nattapon Oonlamom
        // 04/21/2023
        // EE 469
// Lab 2: ARM Single-Cycle Processor
 3
 4
 5
 6
        /* ALU - Artihmatic Logic Unit: (32-bit)
          * The ALU is able to Add, Subtract, Compare (AND, OR)
 8
          * The ALU also verify Negative, Zero, Carry, oVerflow
 9
         * Overall Inputs/Outputs listed below: * Inputs: 32-bit a, b
10
11
                                  2-bit ALUControl
12
          *
13
                  Outputs: 32-bit Result
14
                                  4-bit ALUFlags
15
        module alu (input logic [31:0] a, b, input logic [1:0] ALUControl, output logic [31:0] Result, output logic [3:0] ALUFlags);
16
17
18
19
20
21
              // Logic for ALU
             logic [32:0] sum; // overall sum
logic [31:0] temp; // updated b
logic c_out, temp1, temp2;
22
23
24
25
26
27
             // Assign addition with updated b and a carry
             assign temp = temp1 ? ~b:b; // store b
assign temp1 = (ALUControl == 2'b01) ? 1'b1:1'b0; // pad for new b
assign sum = ({1'b0, a} + {1'b0, temp} + ALUControl[0]); // adder
assign temp2 = (~ALUControl[1]) ? sum[32]:1'b0; // Declare variables for c_out
assign c_out = temp1 ? temp[31]:temp2;
28
29
30
31
32
             // Combinational logics for ALU
34
             always_comb begin
                  case (ALUControl)
35
                        2'b00: Result = sum; // Add
2'b01: Result = sum; // Sub
2'b10: Result = a & b; // AND
36
37
38
                        2'b11: Result = a | b; // OR
39
40
                  endcase
41
42
                                                                                                                      // Negative Flag
// Zero Flag
// Carry Flag
// oVerflow flag
             assign ALUFlags[3] = Result[31];
assign ALUFlags[2] = (Result == 32'b0);
assign ALUFlags[1] = c_out;
43
                                                                                                                                                      (N)
                                                                                                                                                     (Z)
44
45
                                                                                                                                                     (C)
             assign ALUFlags [0] = ((\sim ALUControl [1]) && (\sim (ALUControl [0] \land a[31] \land b[31])) &&
46
47
48
                                                    (a[31] \land Result[31]));
49
        endmodule
```

```
// Nattapon Oonlamom
       // 04/21/2023
// EE 469
// Lab 2: ARM Single-Cycle Processor
 3
 4
 5
6
7
        * Testbench for the alu.sv to test for correctly functioning ALUControl
 8
9
         * and displaying the correct result as expected
       module alu_testbench();
   // logic to simulate
10
11
            logic clk;
logic [31:0] a, b;
logic [1:0] ALUControl;
logic [31:0] Result;
logic [3:0] ALUFlags;
logic [103:0] testvectors [1000:0];
12
13
14
15
16
17
18
            // device under test
alu dut(.*);
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
            // clock setup
            parameter clock_period = 100;
            initial clk = 1;
            always begin
                 #(clock_period /2);
                 clk \ll clk;
            end
            // initial simulation
initial begin
                 $readmemh("alu.tv", testvectors);
                 for(int i = 0; i < 20; i = i + 1) begin
     {ALUControl, a, b, Result, ALUFlags} = testvectors[i]; @(posedge clk);</pre>
36
37
            end
38
39
       endmodule
```

```
// Nattapon Oonlamom
       // 04/21/2023
       // EE 469
// Lab 2: ARM Single-Cycle Processor
 3
 4
 6
        \prime^* arm is the spotlight of the show and contains the bulk of the datapath and control
        logic. This module is split into two parts, the datapath and control.
 7
 8
       // clk - system clock
// rst - system reset
 9
10
        // Instr - incoming 32 bit instruction from imem, contains opcode, condition, addresses and
11
       or immediates
12
       // ReadData - data read out of the dmem
13
       // WriteData - data to be written to the dmem
       // MemWrite - write enable to allowed WriteData to overwrite an existing dmem word 
// PC - the current program count value, goes to imem to fetch instruciton 
// ALUResult - result of the ALU operation, sent as address to the dmem
14
15
16
17
18
       module arm (
19
                        logic
             input
                                            clk, rst,
             input logic [31:0] Instr,
input logic [31:0] ReadData,
output logic [31:0] WriteData,
output logic [31:0] PC, ALUResult,
output logic MemWrite
20
21
22
23
24
25
26
27
28
       );
              // datapath_buses and signals
             logic [31:0] PCPrime, PCPlus4, PCPlus8; // pc signals
logic [3:0] RA1, RA2; // regfile input addresses
logic [31:0] RD1, RD2; // raw regfile outputs
logic [3:0] ALUFlags; // alu combinational flag of
logic [31:0] ExtImm, SrcA, SrcB; // immediate and alu inputs
logic [31:0] Result; // computed or fetched value.
29
30
                                                                           // alu combinational flag outputs
                                                                           // immediate and alu inputs
32
33
                                                                           // computed or fetched value to be written into
       regfile or pc
34
35
              // control signals
              logic PCSrc, MemtoReg, ALUSrc, RegWrite;
36
37
              logic [1:0] RegSrc, ImmSrc, ALUControl;
38
39
       /* The datapath consists of a PC as well as a series of muxes to make decisions about which data words to pass forward and operate on. It is
** noticeably missing the register file and alu, which you will fill in using the
40
41
       modules made in lab 1. To correctly match up signals to the

** ports of the register file and alu take some time to study and understand the logic
42
       and flow of the datapath.
43
              //-----
44
45
                                                                        DATAPATH
46
47
48
49
              assign PCPrime = PCSrc ? Result : PCPlus4; // mux, use either default or newly
        computed value
              assign PCPlus4 = PC + 'd4;
50
                                                                                 // default value to access next instruction
51
52
             assign PCPlus8 = PCPlus4 + 'd4;
                                                                                 // value read when reading from reg[15]
             // update the PC, at rst initialize to 0
always_ff @(posedge clk) begin
   if (rst) PC <= '0;
   else     PC <= PCPrime;</pre>
53
54
55
56
57
              end
58
59
              // determine the register addresses based on control signals
             // RegSrc[0] is set if doing a branch instruction
// RefSrc[1] is set when doing memory instructions
assign RA1 = RegSrc[0] ? 4'd15 : Instr[19:16];
assign RA2 = RegSrc[1] ? Instr[15:12] : Instr[ 3: 0];
60
61
63
64
65
              // TODO: insert your reg file here
              // TODO: instantiates 16x32-bit register file
66
                           with two asynchronous read ports
67
68
                           to hold values for computation of the processor
              reg_file u_reg_file (
69
```

Project: DE1_SoC

```
.clk
                             (clk),
 71
                .wr_en
                             (RegWrite),
                .write_data(Result),
.write_addr(Instr[15:12]),
.read_addr1(RA1),
 72
 73
 75
                .read_addr2(RA2),
                .read_data1(RD1),
 76
 77
                .read_data2(RD2)
 78
           );
 79
 80
            // Logic for the new register
           logic [3:0] FlagsReg;
logic FlagWrite;
 81
 82
 83
 84
           // Store new flags into the registor
 85
           always_ff @(posedge clk) begin
 86
              if (FlagWrite) FlagsReg <= ALUFlags;</pre>
 87
              else FlagsReg <= FlagsReg;</pre>
 88
 89
 90
            // Declare values for possible conditions
 91
            logic EQ, NE, GE, GT, LE, LT;
 92
           always_comb begin
             EQ = (FlagsReg[2]);

NE = (~FlagsReg[2]);

GE = (~(FlagsReg[3] ^ FlagsReg[0]));

GT = ((~FlagsReg[2]) & GE);

LE = (FlagsReg[3] ^ FlagsReg[0]);

LT = (FlagsReg[2] | LE);
 93
 94
 95
 96
 97
 98
 99
           end
100
           // two muxes, put together into an always_comb for clarity
101
           // determines which set of instruction bits are used for the immediate
102
103
           always_comb begin
104
                if
                          (ImmSrc == 'b00) ExtImm = {{24{Instr[7]}}, Instr[7:0]};
                                                                                                     // 8 bit
       immediate - reg operations
    else if (ImmSrc == 'b01) ExtImm = {20'b0, Instr[11:0]};
105
                                                                                                     // 12 bit
       immediate - mem operations
106
                                              ExtImm = \{\{6\{Instr[23]\}\}\}, Instr[23:0], 2'b00\}; // 24 bit
                else
       immediate - branch operation
107
108
109
           // WriteData and SrcA are direct outputs of the register file, wheras SrcB is chosen
       between reg file output and the immediate assign WriteData = (RA2 == 'd15) ? PCPlus8 : RD2;
110
                                                                                  // substitute the 15th
       regfile register for PC
                               = (RA1 == 'd15) ? PCPlus8 : RD1;
111
                                                                                  // substitute the 15th
            assign SrcA
       regfile register for PC
112
                                                  ? ExtImm : WriteData;
                                                                                  // determine alu operand to
           assign SrcB
                               = ALUSrc
       be either from reg file or from immediate
113
114
            // TODO: insert your alu here
115
           // TODO: instantiates ALU file,
116
                      processes AND, OR, ADD, or SUB,
117
                      outputs depending on ALUControl,
                     computes flags for Zero(Z), Negative(N), Carry(C), overflow(V)
118
119
           alu u_alu (
120
                              (SrcA),
                . a
121
                               (SrcB),
122
                .ALUControl (ALUControl),
123
                .Result
                               (ALUResult),
124
                .ALUFlags
                              (ALUFlags)
125
           );
126
127
           // determine the result to run back to PC or the register file based on whether we used
       a memory instruction
128
            assign Result = MemtoReg ? ReadData : ALUResult; // determine whether final
       writeback result is from dmemory or alu
129
130
           /* The control conists of a large decoder, which evaluates the top bits of the
131
       instruction and produces the control bits
           ** which become the select bits and write enables of the system. The write enables
132
       (RegWrite, MemWrite and PCSrc) are
133
              especially important because they are representative of your processors current
       state.
```

```
134
                  _____
135
                  CONTROL
136
137
138
139
           always_comb begin
140
                casez (Instr[27:20])
141
       // ADD (Imm or Reg) 8'b00?\_0100\_0 : begin // note that we use wildcard "?" in bit 25. That bit decides whether we use immediate or reg, but regardless we add
142
143
144
                          PCSrc
145
                          MemtoReq = 0:
146
                          MemWrite = 0;
147
                          ALUSrc = Instr[25]; // may use immediate
                         RegWrite = 1;
RegSrc = 'b00;
ImmSrc = 'b00;
ALUControl = 'b00;
148
149
150
151
152
                          flagWrite = 0;
153
                     end
154
                     // SUB (Imm or Reg)
8'b00?_0010_0 : begin // note that we use wildcard "?" in bit 25. That bit
155
156
       decides whether we use immediate or reg, but regardless we sub
                          PCSrc
158
                          MemtoReg = 0;
159
                          MemWrite = 0;
160
                          ALUSrc = Instr[25]; // may use immediate
                          RegWrite = 1;
RegSrc = 'b00;
ImmSrc = 'b00;
161
162
163
                          ALUControl = b01:
164
165
                          FlagWrite = 0;
166
                     end
167
168
                     // AND
8'b000_0000_0 : begin
169
                          PCSrc = 0;
MemtoReg = 0;
170
171
                          MemWrite = 0;
172
173
                          ALUSrc = 0;
                         RegWrite = 1;
RegSrc = 'b00;
ImmSrc = 'b00;
174
175
176
                                                 // doesn't matter
                          ALUControl = b10;
177
178
                          FlagWrite = 0;
179
                     end
180
                     // ORR
8'b000_1100_0 : begin
181
182
                          PCSrc = 0;
MemtoReg = 0;
183
184
                          MemWrite = 0;
185
186
                          ALUSrc = 0;
                          RegWrite = 1;
RegSrc = 'b00;
ImmSrc = 'b00;
187
188
189
                                                 // doesn't matter
                          ALUControl = b11;
190
191
                          FlagWrite = 0;
192
                     end
193
                     // LDR
8'b010_1100_1 : begin
194
195
196
                          PCSrc = 0;
                          MemtoReg = 1;
197
198
                          MemWrite = 0;
199
                          ALUSrc = 1;
                          RegWrite = 1,
RegSrc = 'b10;
TmmSrc = 'b01;
200
                                                 // msb doesn't matter
201
202
                          ALUControl = \frac{1}{600}; // do an add
203
204
                          FlagWrite = 0;
                     end
205
206
                     // STR
207
```

```
208
                    8'b010_1100_0 : begin
209
                        PCSrc
                        MemtoReg = 0; // doesn't matter
210
                        MemWrite = 1;
212
                        ALUSrc
                        RegWrite = 0;
213
                                = 'b10;
                                              // msb doesn't matter
                        RegSrc
                                 = 'b01;
215
                        ALUControl = 'b00;
                                             // do an add
216
                        FlagWrite = 0;
217
                    end
219
                    // B
8'b1010_????: begin
220
                             if (Instr[31:28] == 4'b0000) begin // equal
222
                                 if (EQ) PCSrc = 1;
                                          PCSrc = 0;
225
                             end
                             else if (Instr[31:28] == 4'b0001) begin // unequal
226
                                 if (NE) PCSrc = 1;
228
                                          PCSrc = 0;
229
                             end
                             else if (Instr[31:28] == 4'b1010) begin // greater than || equal
   if (GE) PCSrc = 1;
230
231
232
                                 else
                                          PCSrc = 0;
233
                             end
                             else if (Instr[31:28] == 4'b1100) begin // greater than
234
235
                                 if (GT) PCSrc = 1;
236
                                 else
                                          PCSrc = 0;
                             end
                             else if (Instr[31:28] == 4'b1101) begin // less than || equal
238
239
                                 if (LE) PCSrc = 1;
240
                                 else
                                          PCSrc = 0;
241
                             end
242
                             else if (Instr[31:28] == 4'b1011) begin // less than
243
                                 if (LT) PCSrc = 1;
244
                                          PCSrc = 0;
                                 else
245
                             end
                                    // default case
246
                             else
247
                                PCSrc
                                MemtoReg = 0;
248
                                MemWrite = 0;
249
250
                                ALUSrc
251
                                RegWrite = 0;
252
                                        = 'b01;
                                RegSrc
                                         = 'b10;
                                ImmSrc
                                ALUControl = b00; // do an add
255
                                FlagWrite = 0;
256
                    end
                    // SUBS/CMP for immediate or reg
8'b00?_0010_1 : begin // "?" decides between immediate or reg
258
259
260
                             PCSrc
                                      = 0;
                            MemtoReg = 0;
261
262
                            MemWrite = 0;
                                      = Instr[25]; // immediate
263
                             ALUSrc
264
                             RegWrite = 1;
                                      = 'b00:
265
                             RegSrc
                                      = 'b00;
266
                             ImmSrc
                            ALUControl = 'b01;
267
                             FlagWrite = 1;
268
269
                    end
270
271
                    default: begin
272
                                      = 0:
                            MemtoReg = 0; // doesn't matter
273
274
                            MemWrite = 0;
                                      = 0;
275
                             ALUSrc
                             RegWrite = 0;
                                      = b00;
                             RegSrc
                                      = '\tilde{b}00;
278
                             ImmSrc
                             ALUControl = b00; // do an add
280
                             FlagWrite = 0;
281
                    end
               endcase
282
           end
283
```

284 285 286

endmodule

Project: DE1_SoC

```
// Nattapon Oonlamom
     // 04/21/2023
     // EE 469
// Lab 2: ARM Single-Cycle Processor
 3
     /* dmem is a more traditional, albeit very uninteresting, random access 64 word x 32 bit
 6
     per word memory.
 7
      ** This module is also written in RTL, and likely strongly resembles your own register file
     except for a
 8
      ** few minor differences. The first is that there is only a single read port, compared to
      the register
      ** file's two read ports. The other difference is that the dmem is also byte aligned, and
 9
     therefore
     ** discards the bottom two bits of the address when doing a read or write.
10
11
12
     // clk - system clock, same as the processor
// wr_en - write enable, allows the wr_data to overwrite the 32 bit word stored in
13
14
     memory[addr]
15
      // addr - the location to which you intend to read or write from
16
     // wr_data - the 32 bit data word which you intend to write into memory
17
      // rd_data - the data currently stored at memory[addr]
18
     module dmem (
19
          input
                  logic
                                 clk, wr_en,
          input logic [31:0] addr, input logic [31:0] wr_data,
20
21
22
          output logic [31:0] rd_data
23
24
25
     );
          logic [31:0] memory [63:0];
26
27
28
          // asyncrhnous read
          assign rd_data = memory[addr[31:2]]; // word aligned, drop bottom 2 bits
29
30
          // syncrhonous gated write
          always_ff @(posedge clk) begin
   if (wr_en) memory[addr[31:2]] <= wr_data; // word aligned, drop bottom 2 bits</pre>
31
33
34
35
     endmodule
```

```
// Nattapon Oonlamom
          // 04/21/2023
          // EE 469
// Lab 2: ARM Single-Cycle Processor
  3
  4
         /* imem is the read only, 64 word x 32 bit per word instruction memory for our processor.

** Its module is written in RTL, and it strongly resembles a ROM (read only memory) or LUT

** (look up table). This memory has no clock, and cannot be written to, but rather it

** asynchronously reads out the word stored in its memory as soon as an address is given.

** The address and memory are byte aligned, meaning that the bottom two bits are discarded

** when looking for the word. One important line to note is the

** Initial $readmemb("memfile.dat", memory);

** which determines the contents of the memory when the system is initialized. You will
  6
10
11
12
13
14
          ** this line to use programs given to you as a part of this lab.
15
16
17
          // addr - 32 bit address to determine the instruction to return. Note not all 32 bits are
          used since this
18
          // memory only has 64 words
// instr - 32 bit instruction to be sent to the processor
                             memory only has 64 words
19
20
          module imem(
21
22
                  input logic [31:0] addr, output logic [31:0] instr
23
          );
24
25
                  logic [31:0] memory [63:0];
26
                  // modify the name and potentially directory prefix of the file within to load the
          correct program and preprocessing
  // initial $readmemb("memfile.dat", memory); // Ta
  initial $readmemb("memfile2.dat", memory); // Task 2
27
                                                                                                               // Task 1
28
29
30
                  assign instr = memory[addr[31:2]]; // word aligned, drops bottom 2 bits
31
32
          endmodule
```

```
// ADD R - 111000001000AAAADDDD00000000BBBB
     // ADD I - 111000101000AAAADDDD00001IIIIIII
     // SUB R - 111000000100AAAADDDD00000000BBBB
     // SUB I - 111000100100AAAADDDD0000IIIIIII
     // AND
5
6
7
             - 111000000000AAAADDDD0000000BBBB
     // ORR
             - 111000011000AAAADDDD0000000BBBB
             - 111001011001AAAADDDDIIIIIIIIII
    // LDR
8
9
             - 111001011000AAAADDDDIIIIIIIIII
    // STR
       В
             10
11
12
     11100010100011110000000000000000 // MAIN
                                                  ADD RO, R15, #0
                                                                         0
13
     SUB R1, R0, R0
14
     111000101000000100100000000001010 /
                                                  ADD R2, R1, #10
15
     111000001000000000110000000000010 //
                                                  ADD R3, R0, R2
                                                                         12
                                                                         16
20
16
     11100010010000100100000000000011
                                                  SUB R4, R2, #3
                                                  SUB R5,
     11100000010000110101000000000100
                                                         R3, R4
18
    11100001100001000110000000000101
                                                                         24
                                                  ORR R6, R4, R5
                                                                         28
19
     1110000000001100111000000000101 //
                                                  AND R7, R6, R5
20
     1110010110000001011100000000000 //
                                                  STR R7,
                                                         [R1, #0]
                                                                         32
21
     11101010000000000000000000000000000001 //
                                                                         36
                                                  B SKIP
22
     111001011000000100010000000000000000//
                                                  STR R1, [R1, #0]
                                                                         40
     23
                                                  B LOOP
                                                                         44
     11100101100100011000000000000000 // SKIP
24
                                                  LDR R8, [R1, #0]
                                                                         48
25
     11101010111111111111111111111111 // LOOP
                                                  B LOOP
```

```
// ADD R - 111000001000AAAADDDD00000000BBBB
    // ADD I - 111000101000AAAADDDD00001IIIIIII
    // SUB R - 111000000100AAAADDDD00000000BBBB
      SUB
          I - 111000100100AAAADDDD0000IIIIIIII
5
      CMP R - 111000000101AAAADDDD00000000BBBB
6
    // CMP I - 111000100101AAAADDDD0000IIIIIIII
            - 111000000000AAAADDDD0000000BBBB
    // AND
      ORR
            - 111000011000AAAADDDD00000000BBBB
9
    // LDR
            - 111001011001AAAADDDDIIIIIIIIII
10
            - 111001011000AAAADDDDIIIIIIIIII
    // STR
11
    12
13
    // Equal
                      - COND = 0000
14
    // Not Equal
                      - COND = 0001
15
    // Greater or Equal - COND = 1010
    // Greater
// Less or Equal
// Less
                      - COND = 1100
16
                      - COND = 1101
18
                      - COND = 1011
19
20
    11100010100011110000000000000000 // MAIN
                                                                    0
21
                                              ADD RO, R15, #0
    22
                                                                    4
                                               SUB R1, R0, R0
                                                                    8
23
    111000101000000100100000000001010 /
                                               ADD R2, R1, #10
24
    11100000100000000011000000000010 /
                                                                    12
                                               ADD R3, R0, R2
25
    11100010010000100100000000000011
                                               SUB R4, R2, #3
                                                                    16
26
    SUB R5, R3, R4
                                                                    20
27
    11100001100001000110000000000101 /
                                               ORR R6, R4, R5
28
    1110000000001100111000000000101 /
                                               AND R7, R6, R5
                                                                    28
    11100101100000010111000000000000
29
                                               STR R7, [R1, #0]
                                                                    32
30
    B SKIP
                                                                    36
                                               STR R1, [R1, #0]
    111001011000000100010000000000000
                                                                    40
    B LOOP
                                                                    44
    11100101100100011000000000000000 //
                                   SKIP
                                               LDR R8, [R1, #0]
                                                                    48
    11100010010101101001000000001111 //
                                              CMP R9, R6, #15
34
                                   B_START
35
    BNE B_START
                                                                   56
                                              CMP R9, R5, R4
BNE BNE_TESTED
36
    60
37
    64
38
    B B_START
                                                                   68
39
    11100000010100101001000000000011 //
                                              CMP R9, R2, R3
                                   BNE_TESTED
                                                                   72
40
    1010101011111111111111111111111000 //
                                              BGE B_START
    11100000010100111001000000000010
41
                                              CMP R9, R3, R2
                                                                   80
                                              BGE BGE_TESTED
42
    84
43
    11101010111111111111111111111110101
                                              B B_START
    CMP R9, R3, R2
                                   BGE_TESTED
                                                                   92
45
    1101101011111111111111111111110011 //
                                              BLE B_START
                                                                   96
46
    11100000010100101001000000000011 //
                                              CMP R9, R2, R3
                                                                   100
47
    BLE BLE_TESTED
                                                                   104
48
    11101010111111111111111111111110000 //
                                              B B_START
                                                                   108
49
    11100010100000011000000000000001 // BLE_TESTED
                                             ADD R8, R1, #1
                                                                   112
```

50

B LOOP

116

```
// Nattapon Oonlamom
     // 04/21/2023
     // EE 469
// Lab 2: ARM Single-Cycle Processor
 3
 4
 5
6
     /* 16x32 Register file module for specified data and address bus widths.
      * 2 Asynchronous read port (read_addr1 -> read_data1, read_addr2 -> read_data2)
 8
        and synchronous write port (write_data -> write_addr if wr_en)
9
      * Overall Inputs/Outputs listed below:
* Inputs: 32-bit write_data
10
11
12
                      4-bit write_addr,read_addr1, read_addr2
      *
13
                      1-bit clk
      *
14
            Outputs: 32-bit read_data1, read_data2
15
      */
     16
17
18
19
20
21
22
23
24
         // array declaration (registers)
logic [15:0] memory [31:0];
         // write operation (synchronous)
always_ff @(posedge clk) begin
25
26
27
            if (wr_en) begin
28
               memory[write_addr] <= write_data;</pre>
29
30
            end
         end
31
32
         // read operation (asynchronous)
         assign read_data1 = memory[read_addr1];
34
         assign read_data2 = memory[read_addr2];
35
36
     endmodule // reg_file
37
38
```

```
// Nattapon Oonlamom
      // 04/21/2023
      // EE 469
// Lab 2: ARM Single-Cycle Processor
 3
 4
5
6
7
8
9
       * Testbench for the reg_file.sv to test for correctly functions read and write
     module reg_file_testbench();
10
          // logic to simulate
         logic clk, wr_en;
logic [31:0] write_data;
11
12
         logic [3:0] write_addr;
logic [3:0] read_addr1, read_addr2;
13
14
15
         logic [31:0] read_data1, read_data2;
16
17
         // device under test
18
         reg_file dut(.*);
19
20
         // clock setup
21
         parameter clock_period = 100;
22
23
24
         initial begin
             c1k \ll 0;
25
             forever #(clock_period /2) clk <= ~clk;</pre>
26
27
28
         // initial simulation
29
         initial begin
             write_data <= 4'b0001; wr_en <= 0; read_addr1 <= 2'b00; read_addr2 <= 2'b00;
addr <= 2'b00;     @(posedge clk);</pre>
30
     write_addr <= 2'b00;</pre>
             write_data <= 4'b0001; wr_en <= 0;
31
                                                        read_addr1 <= 2'b00; read_addr2 <= 2'b00;</pre>
     write_addr <= 2'b00;</pre>
                                    @(posedge clk);
             write_data <= 4'b0001; wr_en <= 1;
                                                        read_addr1 <= 2'b00; read_addr2 <= 2'b00;</pre>
32
     write_addr <= 2'b00;</pre>
                                    @(posedge clk);
             write_data <= 4'b0010; wr_en <= 1;
33
                                                        read_addr1 <= 2'b00; read_addr2 <= 2'b00;
     write_addr <= 2'b00;</pre>
                                    @(posedge clk);
             write_data <= 4'b0010; wr_en <= 0;
34
                                                        read_addr1 <= 2'b00; read_addr2 <= 2'b00;</pre>
                                    @(posedge clk);
     write_addr <= 2'b00;</pre>
             write_data <= 4'b0010; wr_en <= 0;
                                                       read_addr1 <= 2'b00; read_addr2 <= 2'b00;
35
     write_addr <= 2'b00;</pre>
                                    @(posedge clk);
             write_data <= 4'b0011; wr_en <= 1;</pre>
36
                                                        read_addr1 <= 2'b00; read_addr2 <= 2'b01;</pre>
             addr <= 2'b01;  @(posedge clk);
write_data <= 4'b0011; wr_en <= 0;
addr <= 2'b01;  @(posedge clk);
     write_addr <= 2'b01;</pre>
37
                                                        read_addr1 <= 2'b00; read_addr2 <= 2'b01;
     write_addr <= 2'b01;</pre>
             write_data <= 4'b0011; wr_en <= 0; read_addr1 <= 2'b00; read_addr2 <= 2'b01;</pre>
38
                                    @(posedge clk);
     write_addr <= 2'b01;</pre>
39
             $stop;
40
         end
41
```

42

endmodule

```
// Nattapon Oonlamom
      // 04/21/2023
      // EE 469
// Lab 2: ARM Single-Cycle Processor
 3
 4
 6
      /st testbench is a simulation module which simply instantiates the processor system and runs
      50 cycles
 7
      ** of instructions before terminating. At termination, specific register file values are
      checked to
 8
      ** verify the processors' ability to execute the implemented instructions.
 9
10
     module testbench();
11
12
           // system signals
13
           logic clk, rst;
14
           // generate clock with 100ps clk period
15
           initial begin
16
17
                c1k = 1;
18
                forever #50 clk = \simclk;
19
           end
20
21
22
23
24
25
           // processor instantion. Within is the processor as well as imem and dmem
           top cpu (.clk(clk), .rst(rst));
           initial begin
                // start with a basic reset
26
27
28
                rst = 1; @(posedge clk);
                rst <= 0; @(posedge clk);
      // repeat for 50 cycles. Not all 50 are necessary, however a loop at the end of the program will keep anything weird from happening
29
30
                repeat(50) @(posedge clk);
31
     // basic checking to ensure the right final answer is achieved. These DO NOT prove
your system works. A more careful look at your
// simulation and code will be made.
32
33
34
35
36
37
38
39
                // task 1:
                // assert(cpu.processor.u_req_file.memory[8] == 32'd11) $display("Task 1 Passed");
                                                                                   $display("Task 1 Failed");
                // else
                // task 2:
40
41
42
43
                                                                                $display("Task 2 Passed");
$display("Task 2 Failed");
                assert(cpu.processor.u_req_file.memory[8] == 32'd1)
                else
                $stop;
44
           end
45
46
      endmodule
```

```
// Nattapon Oonlamom
      // 04/21/2023
     // EE 469
// Lab 2: ARM Single-Cycle Processor
 3
 4
      /* top is a structurally made toplevel module. It consists of 3 instantiations, as well as
 6
     the signals that link them.
 7
      ** It is almost totally self-contained, with no outputs and two system inputs: clk and rst.
      clk represents the clock
 8
      ** the system runs on, with one instruction being read and executed every cycle. rst is the
      system reset and should
      ** be run for at least a cycle when simulating the system.
10
11
12
     // clk - system clock
13
     // rst - system reset. Technically unnecessary
     module top(
          input logic clk, rst
15
16
     );
17
18
          // processor io signals
          logic [31:0] Instr;
logic [31:0] ReadData;
logic [31:0] WriteData;
logic [31:0] PC, ALDResult;
19
20
21
22
23
24
                         MemWrite;
          logic
25
          // our single cycle arm processor
26
27
          arm processor (
               .clk
                             (clk
28
               .rst
                             (rst
29
               .Instr
                             (Instr
30
               .ReadData
                             (ReadData
31
                             (WriteData
               .WriteData
32
33
               . PC
                             (PC
               .ALUResult
                             (ALUResult
34
               .MemWrite
                             (MemWrite
35
          );
36
37
          // instruction memory
38
          // contained machine code instructions which instruct processor on which operations to
     make
39
          // effectively a rom because our processor cannot write to it
          imem imemory (
.addr (PC
40
41
               .addr
               .auur (PC ),
.instr (Instr )
42
43
          );
44
45
          // data memory
// containes data accessible by the processor through ldr and str commands
46
47
          dmem dmemory
48
               .clk
                          (clk
49
               .wr_en
                          (MemWrite
50
                          (ALUResult),
               .addr
51
52
               .wr_data (WriteData ),
               .rd_data (ReadData
          );
55
     endmodule
56
```