Kiana Peterson and Nattapon Oonlmaom

EE 371

February 14, 2023

Lab 4: Implementing Algorithms in Hardware Report

## **Procedure**

The purpose and objective of this lab were to use algorithmic state machine charts (ASM) to implement algorithms as hardware circuits.

### Task 1:

In Task 1, we implemented the bit-counting circuit using the ASMD chart shown in Figure 1 on the lab document that responds to the 8-bit input from SW7-0 with SW0 as a start signal and KEY0 as a reset. When the program is completed, LEDR9 should light up. Looking at the ASMD given, we redrawn our ASMD chart and state diagram, then implemented the bitcounter, datapath, and the shifter for the bitcounter module into SystemVerilog as shown in figure 1.1.




Figure 1.1 ASMD Chart of Task1




Figure 1.2 State Diagram for Task1

After completing the components of the ASMD chart and the state diagram, we developed a block diagram to represent the DE1\_SoC out top-level module. We thought about how the component will work together and instantiated them according to figure 1.3.




Figure 1.3 Block Diagram of Task1

## Task 2:

In Task 2, we implemented a binary search algorithm that searches through an array to locate an 8-bit value A specified via switches SW7-0. When found, LEDR9 should light up and the address location should be shown on the HEX display. However, when not found, LEDR8 should light up. We began by thinking about what components do we need to accomplish this challenge and began by drawing the block diagram as shown in figure 2.1.




Figure 2.1 Block Diagram of Task2

After knowing what components will be needed and how they will be connected, we designed an ASMD to accomplish the behavior of the binary search algorithm as shown in figure 2.2. Then, we drew a state diagram for the FSM shown in figure 2.3.




Figure 2.2 ASMD Chart of Task2

# State Diagram reset start S

Figure 2.3 State Diagram for Task2

# Results

# Task 1:

After implementing the modules and instantiating them into the DE1\_SoC.sv, we ran the testbench to test the behavior of the DE1\_SoC.sv to see if the modules are functioning correctly before running them on the FPGA.




Figure 3.1 DE1 SoC.sv Waveform

The DE1\_SoC is functioning correctly. The modules instantiated the values given correctly and are able to output correct values.




Figure 3.2 bitcounter.sv Waveform

The bitcounter.sv module is functioning correctly. With the possible inputs given, the module could output the values correctly that correspond to the numbers of 1s that will be displayed after instantiations under the DE1\_SoC.sv module as the data shifted.




Figure 3.3 shifter.sv Waveform

The shifter.sv module is correct. The module shifts the value given on the testbench correctly as suggested by the ASMD chart. The behavior should be correct.




Figure 3.4 datapath.sv Waveform

The datapath.sv module works correctly. The datapath displayed a correct value on the HEX displayed, corresponding to the bit counter given on the testbench.

### Task 2:

A similar process to Task 1, after implementing the modules and instantiating them into the DE1\_SoC.sv, we ran the testbench to test the behavior of the DE1\_SoC.sv to see if the modules are functioning correctly before running them on FPGA.




Figure 4.1 DE1\_SoC.sv Waveform

The DE1\_SoC is functioning correctly. The modules instantiated the values given correctly and are able to output correct values.




Figure 4.2 control.sv Waveform

The control.sv module is functioning correctly. With the possible inputs given, the module could output the values correctly that correspond to the numbers of 1s that will be displayed after instantiations under the DE1\_SoC.sv module as the data shifted.




Figure 4.3 datapath.sv Waveform

The datapath.sv module is correct. The module outputs the address accordingly to the value given on the testbench correctly.




Figure 4.4 seg7.sv Waveform

The seg7.sv module works correctly. The datapath displayed a correct value on the HEX displayed, corresponding to the bit counter given on the testbench.

# **Final Product**

Overall, the product of this project was an implementation of ASMD (Algorithmic State Machine and Datapath). In Task1, the bit-counting circuit responds to the 8-bit input from SW7-SW0 with SW0 as a start signal and KEY0 as a reset. When SW7-SW0 are inputted, the number of 1s corresponding to the bits are shown on the HEX display and when the program is completed, LEDR9 lights up. When reset is pressed, 0 is displayed. In Task2, a binary search algorithm searches through an array to locate an 8-bit value, A, specified by switches SW7-SW0. When found, LEDR9 lights up and the address stored in the 32x8 memory (specified by the .mif file) is shown on the HEX display. However, when not found, LEDR8 lights up.

## Demonstrate Link:

Task1: https://drive.google.com/file/d/1v7BqswqTxlyQIJG5GQDFN6z9O8WVYwNt/view

Task2: https://drive.google.com/file/d/1zmyUgDLYj31gEuTOapckLIgL-BA5SoCS/view?usp=sharing

# **Appendix: SystemVerilog Code**

```
Nattapon Oonlamom and Kiana Peterson
          // 02/13/2
// EE 371
 2
               02/13/23
 3
 4
          // Lab 4: Implementing Algorithms in Hardware (Task1)
         /* Overview: This is the top-level module that controls input logics from the FPGA * to display the behavior of bitcounter and datapath module onto the HEX display * and LEDR accordingly to the inputs given form SW7-0.
 7
 8
10
              Overall inputs and outputs listed below:
           * Inputs:
11
12
13
                  CLOCK_50 (50 MHz Clock)
KEY (4 bits, active high)
SW (10 bit, active low)
                 KEY
14
15
           * Outputs:

* HEXS (six 7-bit, active low)

* LEDR (10 bits)
16
17
18
         module DE1_SoC (CLOCK_50, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, LEDR, SW);
  output logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
  input logic CLOCK_50; // 50 MHz Clock
  output logic [9:0] LEDR;
  input logic [3:0] KEY;
  input logic [9:0] SW;
19
20
21
22
23
24
25
26
27
28
                  logic to be used
               // logic to be used
logic LATEmp, LBTEmp, EATEmp, EBTEmp;
logic ZTEmp;
logic [7:0] dataTemp;
29
30
31
32
              33
34
              35
       36
37
38
39
40
41
42
43
              assign HEX1 = 7'b1111111;
assign HEX2 = 7'b1111111;
assign HEX3 = 7'b1111111;
assign HEX4 = 7'b1111111;
assign HEX5 = 7'b1111111;
44
          endmodule
```

Figure 5 DE1 SoC.sv for Task1

```
1
2
3
         // Nattapo
// 02/13/2
// EE 371
            Nattapon Oonlamom and Kiana Peterson
             02/13/23
 4
5
         // Lab 4: Implementing Algorithms in Hardware (Task1)
        /* Overview: This module is an FSM that outputs different states * of loading conditions accordinly to the data given.
 6
7
 8
 9
            Overall inputs and outputs listed below:
10
             Inputs:
               data (8 bits)
clk, reset (1 bit)
S, Z (1 bit)
11
12
13
14
            Outputs:
15
               LA, LB, EA, EB, done (1 bit)
16
17
        module bitcounter (clk, reset, S, Z, data, LA, LB, EA, EB, Done);
input logic [7:0] data;
input logic clk, reset;
18
19
20
21
             input logic
                                      S, Z;
             output logic
                                      LA, LB, EA, EB, Done;
22
             enum {SO, S1, S2} ps, ns; // present and next state
24
25
             // combinational logic
always_comb begin
case(ps)
26
27
28
29
30
31
      s0: begin
      if (s)
                                 ns = s1;
                              else
32
33
34
35
                                  ns = s0;
                         end
                     S1: begin
      ₿
                              if (Z == 0)
36
37
                                 ns = S1;
                              else
38
                                  ns = S2;
39
                         end
40
                     S2: begin
                              if (s)
41
42
                                 ns = s2;
43
                              else
                                 ns = s0;
44
45
                         end
46
47
                 endcase
             end
48
49
             // sequential logic DFFs
             always_ff @(posedge clk) begin if (reset)
50
51
52
                     ps <= 50;
53
54
55
56
57
                 else
                     ps <= ns;
             end
             // assigning outputs
                            = ((ps == S0) && (S == 0));

= (ps == S0);

= (ps == S1);

= ((ps == S1) && (data[0] == 1));

? = (ps == S2);
58
             assign LA
59
             assign LB
60
             assign EA
61
             assign EB
62
             assign Done =
63
```

Figure 6 bitcounter.sv

```
Nattapon Oonlamom and Kiana Peterson 02/13/23
EE 371
   1
2
3
4
5
             /// Lab 4: Implementing Algorithms in Hardware (Task1)

    /* Overview: This module increments and loads the data
    * accordingly to the loading states given and output
    * a HEX display along with the shifted data information.

   6
7
   8
 10
                  Overall inputs and outputs listed below:
              * Overai: ...-

* Inputs:

* clk, reset (1 bit)

* LB, LA, EA, EB (1 bit)

* data (8 bits)
 11
 12
 13
               * Outputs:

* display (7 bits, active low)

* A (8 bits)

* Z (1 bit)
 15
 16
 17
 19
            21
22
23
24
25
26
27
28
29
30
31
                  // logic for HEX value
logic [3:0] B;
logic [6:0] zero, one, two, three, four, five, six, seven, eight;
                  // sequential logic
always_ff @(posedge clk) begin
// increment load
if (reset) begin
B <= 0;</pre>
         33
 34
35
 36
37
38
          -
                       end else if (LB) begin B <= 4'b0000; end else if (LB) begin
                        end
 39
40
41
42
43
44
          ļ
                        else if (EB) begin
                              B \le (B + 1);
                        end
                  end
 45
46
47
                  // instantiate the shifter module to shift the data to the next
shifter shift (.clk, .reset, .data, .LA, .EA, .A);
 48
49
50
51
52
53
54
55
                  // assigning output Z
assign Z = (~|A);
                 // logics and booleans for always_comb
// active low
assign zero = 7'b1000000;
assign two = 7'b1111001;
assign two = 7'b0110000;
assign four = 7'b0110000;
assign five = 7'b0011001;
assign five = 7'b0010010;
assign six = 7'b0000010;
assign seven = 7'b1111000;
assign eight = 7'b00000000;
 56
57
58
59
60
 61
62
 63
64
                  // combinational logic for display
                 always_comb begin
66
67
        case (B)
4'b0000: begin
68
69
70
71
72
73
74
75
76
77
78
81
82
83
84
85
86
87
88
                                             display = zero;
                                         end
                            4'b0001: begin
display = one;
        ė
                            4'b0010: begin
                                             display = two;
                            end
4'b0011: begin
        display = three;
                                         end
                            4'b0100: begin
                           end
4'b0101: begin
display = five;
        F
                           end
4'b0110: begin
display = six;
        -
        4'b0111: begin
89
90
91
92
93
94
        1
                                            display = seven;
                            4'b1000: begin
display = eight;
                           default: begin
display = 7'b1111111;
        -
95
96
                 end
98
           endmodule
```

Figure 7 datapath.sv for Task1

```
Nattapon Oonlamom and Kiana Peterson
1
2
3
4
5
6
7
8
9
           // 02/13/23
// EE 371
// Lab 4: Implementing Algorithms in Hardware (Task1)
           /* Overview: This module shifts the data accordingly to 
* the given load conditions and output new appointed data.
             * Overall inputs and outputs listed below:
             * Inputs:
                                                 (1 bit)
(1 bit)
(8 bits)
                    clk, reset
LA, EA
11
12
13
14
                    data
             * Outputs:
15
16
17
18
19
20
21
22
23
24
25
26
27
28
30
31
33
34
35
36
                   A (8 bits)
           module shifter (clk, reset, data, LA, EA, A);
input logic clk, reset;
input logic LA, EA;
input logic [7:0] data;
output logic [7:0] A;
                 // sequential logic
always_ff @(posedge clk) begin
   if (reset) begin
    A <= 8'b00000000;
end
...</pre>
        Ī
                       else if (LA) begin
        Ī
                      A <= data;
end
else if (EA) begin
                      A <= (A >> 1);
end
                 end
            endmodule
```

Figure 8 shifter.sv

```
// Nattapon Oonlamom and Kiana Peterson
// O2/14/2023
// Lab 4: Implementing Algorithms in Hardware (Task2)
            // This is the top module of task two, connecting all the modules
// It takes in an 8-bit number defined by switches 7-0, then searches for the
// location of the input in the given array. This module then displays the location on the HEX if ফু
            // and lights up LEDR[9]. If not found in the array, LEDR[8] lights up
8901121314567890122345667890112344567890122345667890123445444444444555555555555666663
            // Overall inputs and outputs to the DE1_SoC module listed below:
// Inputs: 1 bit CLOCK_50, 10-bit SW, 4-bit KEY
// Outputs: 6 7-bit HEXs, 10-bit LEDR
            module DE1_SOC(CLOCK_50, SW, KEY, HEX5, HEX4, HEX3, HEX2, HEX1, HEX0, LEDR);
                 input logic CLOCK_50;
input logic [9:0] SW;
input logic [3:0] KEY;
output logic [6:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
output logic [9:0] LEDR;
                 logic reset;
logic smaller, larger;
logic FoundTemp;
logic [4:0] L; // The address corresponding to the location of A
logic [7:0] dataTemp; // The number stored at a specified address
                 assign LEDR[9] = FoundTemp; // Lights up if found
assign LEDR[8] = ~FoundTemp; // Lights up if not in the array
assign reset = ~KEY[0]; // Active low
                 // Makes the other HEXS blank assign HEX5 = 7'billilli; assign HEX4 = 7'billilli; assign HEX3 = 7'billilli; assign HEX3 = 7'billilli; assign HEX2 = 7'billilli;
                 // The 32x8 memory holding an array of unique sorted values my_array ram (.clock(CLOCK_50), .data(8'b0000000), .address(L), .wren(1'b0), .q(dataTemp));
                 // Displays the address of A if found seg7 Ldisplay (.in(\{3'b000, L[4]\}), .Found(FoundTemp), .hex(HEX1)); seg7 Rdisplay (.in(L[3:0]), .Found(FoundTemp), .hex(HEX0));
            'timescale 1 ps / 1 ps
module DEL_Soc_testbench();
logic CLOCK_50;
logic [9:0] SW;
logic [3:0] KEY;
logic [6:0] HEX5, HEX4,
logic [9:0] LEDR;
                                                   HEX4, HEX3, HEX2, HEX1, HEX0;
64
65
66
67
70
772
73
74
75
77
80
81
82
83
88
89
99
91
101
103
104
105
106
107
1103
1104
1105
1107
1108
1111
1113
1114
1115
                  DE1_SoC dut (.*);
                   //clock setup
parameter clock_period = 100;
                  initial begin
  CLOCK_50 <= 0;
  forever #(clock_period /2) CLOCK_50 <= ~CLOCK_50;</pre>
             end //initial
         ⊟
            $stop;
end
endmodule
```

Figure 9 DE1 SoC.sv for Task2

```
// Nattapon Oonlamom and Kiana Peterson
// 02/14/2023
// Lab 4: Implementing Algorithms in Hardware (Task2)
1
2
3
4
5
6
7
8
9
0
111
123
145
161
17
18
19
0
221
222
224
226
227
228
334
335
336
441
                            /\!/ This is the datapath module that handles finding the new middle value, whether to moce left or right
                            // Overall inputs and outputs to the control module listed below:
// Inputs: 1-bit clk, reset, smaller, larger, vertex
// Outputs: 5-bit middle, 1-bit NA
                           module datapath (clk, reset, smaller, larger, middle, NA, vertex);
input logic clk, reset, smaller, larger, vertex;
output logic [4:0] middle; // Address of the data to look at
output logic NA; // whether an unexpected value
                                        logic [4:0] left, current, right;
                                         assign current = (left + right) / 2; // The current address being looked at (the middle of section)
                                     always_ff @(posedge clk) begin
// If at the first middle (beginning of the search)
if (vertex) begin
left <= 5'b00000;
right <= 5'b11111;|
end
                                                      // If A was smaller than the data at current address, move the right pointer to 1 less than
// the current middle
else if (smaller) begin
    right <= current - 1'b1;</pre>
                     -
                                                      // If A was larger than the data at current address, move the left pointer to 1 more than // the current middle else if (larger) begin left \leftarrow current + 1\,^{\prime}b1;
                     end
end
                          assign middle = current; // updates the middle pointer to current
assign NA = (right < left); // NA if the right value is less than the left (improper values in array)
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
60
61
62
63
                           endmodule
                           module datapath_testbench();
                                         logic clk, reset, smaller, larger, vertex;
logic NA;
logic [4:0] middle;
                                        datapath dp (.*);
                                         //clock setup
parameter clock_period = 100;
                                      initial begin
  clk <= 0;
  forever #(clock_period /2) clk <= ~clk;</pre>
                     ₽
                                        //initial initial begin
                  Θ
 64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
80
81
82
83
84
85
86
                                                                                                                                                                                                                                                                                                                              @(posedge clk);
                                                                                                                                                                 larger <=0; smaller <=0; larger <=0; smaller <=0; larger <=0; smaller <=0; larger <=0; smaller <=0; larger <=1; smaller <=0; larger <=1; smaller <=0; larger <=1; smaller <=1; larger <=1; smaller <=1; larger <=1; smaller <=1; larger <=0; smaller <=0; larger <=0; smaller <=1; larger <=1; smaller <=0; larger <=0; larger <=0; smaller <=0; larger <=
                                                         reset<=1;
reset<=0;
                                                                                                          vertex <= 0;

vertex <= 1;

vertex <= 0;

vertex <= 0;

vertex <= 0;

vertex <= 0;

vertex <= 1;

vertex <= 0;

vertex <= 0;
                                                        $stop; //end simulation
                             end
endmodule
```

Figure 10 datapath.sv for Task2

```
Nattapon Oonlamom and Kiana Peterson
02/14/2023
Lab 4: Implementing Algorithms in Hardware (Task2)
   2
3
4
5
6
7
                       This is the control module that determines the states. It controls whether Data is still being compared or is finished.
                 // Overall inputs and outputs to the control module listed below:
// Inputs: 1-bit clk, 1-bit reset, 1-bit start, 1-bit NA, 5-bit A, 5-bit data_out
// Outputs: 1-bit Found, 1-bit smaller, 1-bit larger, 1-bit vertex
 module control(clk, reset, start, A, data_out, Found, smaller, larger, NA, vertex);
                         input logic clk, reset;
input logic start, NA;
input logic [7:0] A, data_out;
output logic Found, smaller, larger, vertex;
                         enum {SO, S1, S2, S3} ps, ns; // present and next state
                        // combinational logic
always_comb begin
case(ps)
    so: begin // Begin state
    if (start)
        ns = S1;
    else
        ns = S0;
end
                                        end S1: begin // wait state because of delay from memory if (NA)

ns = S3;
                                                                     ns = S2;
                                       end
s2: begin // Compares the middle value to the data at the specified address
    if (A == data_out)
        ns = s3;
else
                                                       els
                                                              ns = S1;
                                       end
S3: begin // If found
if (start)
ns = S3;
                                                     else
ns = s0;
                                               end
                        endcase
end
                         assign Found = (ps == S3); // If found the location assign smaller = (ps == S1) && (A < data_out) && (A != data_out); // If need to search lower half assign larger = (ps == S1) && (A > data_out) && (A != data_out); // If need to search the pger half
                         ger half
assign vertex = (ps == SO); // If at the original address
 55
56
57
58
59
60
61
62
63
                         always_ff @(posedge clk) begin
if (reset | NA)
ps <= 50;
else
             ⊟
                                       ps <= ns;
                         end
endmodule
                 module control_testbench();
logic clk, reset;
logic start, NA;
logic [7:0] A, data_out;
logic Found, smaller, larger, vertex;
                          control ctrl (.*);
                         //clock setup
parameter clock_period = 100;
                        initial begin
  clk <= 0;
  forever #(clock_period /2) clk <= ~clk;</pre>
                         end //initial
               initial begin
                                 reset<=1;
reset<=0; start<=0; NA<=0;
                                                                                                                                                                                                             @(posedge clk);
@(posedge clk);
                                                                                                     A <= 8'b00000000; data_out<=8'b00000000;
                                                                                                                                                                                                             @(posedge clk);
                                                                                                     A <= 8'b00000000; data_out<=8'b00000100;
                                                                                                                                                                                                             @(posedge clk);
                                                                                                     A <= 8'b00000000; data_out<=8'b00000000;
                                                                                                                                                                                                             @(posedge clk);
                                                                                                     A <= 8'b00000000; data_out<=8'b00000000;
                                                                                                                                                                                                             @(posedge clk);
                                                          start<=1; NA<=0;
                                                                                                    A <= 8'b00000001; data_out<=8'b00000000;
                                                                                                                                                                                                             @(posedge clk);
                                                          start<=0; NA<=0;
                                                                                                    A <= 8'b00000001; data_out<=8'b00000010;
                                                         | A <= 8'b0000001; data_out<=8'b0000001; |
| start<=0; NA<=0; Start<=0; NA<=0; Start<=0; NA<=0; Start<=0; NA<=0; Start<=1; NA<=0; Start<=1; NA<=0; Start<=1; NA<=0; Start<=0; NA<=1; NA<=
                                                                                                                                                                                                             @(posedge clk);
                                                                                                                                                                                                             @(posedge clk);
                                                                                                                                                                                                             @(posedge clk);
                                                                                                                                                                                                             @(posedge clk);
                                                                                                                                                                                                             @(posedge clk);
                                                                                                                                                                                                             @(posedge clk);
                                                          start<=0; NA<=1; A <= 8'b00000010; data_out<=8'b00000100;
                                                                                                                                                                                                             @(posedge clk);
                                                          start<=0; NA<=0; A <= 8'b00000010; data_out<=8'b00010000;
                                                                                                                                                                                                             @(posedge clk);
                                                          start<=0; NA<=1; A <= 8'b00000010; data_out<=8'b00000001;
                                                                                                                                                                                                             @(posedge clk);
                                                         start<=0; NA<=0; A <= 8'b00000010; data_out<=8'b00000000;
                                                                                                                                                                                                             @(posedge clk);
                                                                                                                                                                                                             @(posedge clk);
                                 $stop; //end simulation
120
121
122
123
                          end //initial
                  endmodule
```

Figure 11 control.sv

```
1
2
3
            Nattapon Oonlamom and Kiana Peterson
              02/14/2023
          // Lab 4: Implementing Algorithms in Hardware (Task2)
 4
5
          // This module shows the logic for 7-segment active low display
// Takes in inputs, in and Found, to display numbers corresponding to the input
// depending on whether the address was found
 6
 8
          // Overall inputs and outputs to the seg7 module listed below:
// Inputs: 4-bit in, 1-bit Found
// outputs: 7-bit HEX
10
11
12
13
         module seg7 (in, Found, hex);
  input logic [3:0] in;
  input logic Found;
  output logic [6:0] hex;
14
15
16
17
18
19
              always_comb begin
                   // If not found, keep hex blank
if (~Found) begin
   hex = 7'b1111111;
20
21
       22
24
25
                    // If the address is found, use the corresponding value to display
                   else begin
case(in)
26
27
       ⊟
                           28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
                        endcase
46
47
                   end
              end
48
49
50
          endmodule
          // Testbench for the seg7 module to test all the possible hexcome
// to see of the present state and the next state is set up correctly
51
52
53
54
          module seg7_testbench();
              // Logic to stimulate
logic [3:0] in;
logic Found;
logic [6:0] hex;
55
56
57
58
59
               // Instantiates seg7
60
              seg7 dut (in, hex);
61
62
               integer i;
initial begin
63
64
                   for (i = 0; i < 2**4; i++) begin
in = i; #10;
65
       66
67
                   end
         end // Initial endmodule
68
69
```

Figure 12 seg7.sv

```
megafunction wizard: %RAM: 1-PORT%
GENERATION: STANDARD
VERSION: WM1.0
MODULE: altsyncram
                                                           File Name: my_array.v
Megafunction Name(s):
altsyncram
  Simulation Library Files(s):
altera_mf
                                                           THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
                                                         17.0.0 Build 595 04/25/2017 SJ Lite Edition
                                       //Copyright (C) 2017 Intel Corporation. All rights reserved.
//Your use of Intel Corporation's design tools, logic functions
//and other software and tools, and its AMPP partner logic
//functions, and any output files from any of the foregoing
//including device programming or simulation files), and any
//associated documentation or information are expressly subject
//to the terms and conditions of the Intel Program License
//subscription Agreement, the Intel Quartus Prime License Agreement,
//the Intel Megacore Function License Agreement, or other
//applicable license agreement, including, without limitation,
//that your use is for the sole purpose of programming logic
//devices manufactured by Intel and sold by Intel or its
//agreement for further details.
                              // synopsys translate_off
timescale 1 ps / 1 ps
// synopsys translate_on
⊟module my_array (
address,
clock,
data,
                                                           wren,
q);
                                             input [4:0] address;
input clock;
input [7:0] data;
input wren;
output [7:0] q;
ifindef ALTERA_RESERVED_QIS
//synopsys translate_off
endif
                                            endif clock;
tri1 clock;
ifindef ALTERA_RESERVED_QIS
// synopsys translate_on
endif
                                                           wire [7:0] sub_wire0;
wire [7:0] q = sub_wire0[7:0];
                                                     altsyncram altsyncram_component (
.address_a (address),
                                                                                                               address_a (address),

clock0 (clock),
data_a (data),
wren_a (wren),
q_a (sub_wire0),
aclr0 (l'b0),
aclr1 (l'b0),
addressstall_b (l'b0),
byteena_b (l'b1),
byteena_b (l'b1),
clock1 (l'b1),
clocken0 (l'b1),
clocken1 (l'b1),
clocken1 (l'b1),
clocken2 (l'b1),
clocken3 (l'b1),
data_b (l'b1),
data_b (l'b1),
decsstatus (),
q_b (),
rden_b (l'b1),
rden_b (l'b1),
wren_b (l'b1),
defparam
altsyncram_component.clock_enable_input_a = "BYPASS",
altsyncram_component.clock_enable_output_a = "BYPASS",
altsyncram_component.int_file = "my_array.mif",
altsyncram_component.int_file = "my_array.mif",
altsyncram_component.int_file = "my_array.mif",
altsyncram_component.lpm_tint = "ENABLE_RUNITME_MOD=NO",
altsyncram_component.lpm_type = "altsyncram",
altsyncram_component.operation_mode = "SINGLE_PORT",
altsyncram_component.operation_mode = "SINGLE_PORT",
altsyncram_component.outdata_aclr_a = "NONE",
altsyncram_component.outdata_aclr_a = "NONE",
altsyncram_component.pu_puninitialized = "FALSE",
altsyncram_component.ram_block_type = "MIOK",
altsyncram_component.ram_block_type = "MIOK",
altsyncram_component.widthad_a = 5,
altsyncram_component.widthad_a = 5,
altsyncram_component.widthad_a = 8,
altsyncram_component.width_abyteena_a = 1;
                                             endmodule
                                                             CNX file retrieval info
                                                         Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "O"
Retrieval info: PRIVATE: ACIPADDR' NUMERIC "O"
Retrieval info: PRIVATE: ACIPADDR' NUMERIC "O"
Retrieval info: PRIVATE: ACIPADDR NUMERIC "O"
Retrieval info: PRIVATE: ACIPOTA NUMERIC "O"
Retrieval info: PRIVATE: ACIPOTA NUMERIC "O"
Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "O"
Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "O"
Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "O"
Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "O"
Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "O"
Retrieval info: PRIVATE: INTIT_TO_SIM_SUMERIC "O"
Retrieval info: PRIVATE: INTIT_TO_SIM_SUMERIC "O"
Retrieval info: PRIVATE: INTIT_TO_SIM_S NUMERIC "O"
Retrieval info: PRIVATE: INTIT_TO_SIM_S NUMERIC "O"
Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY_STRING "Cyclone v"
Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
```

Figure 13 my\_array.v

Addr	+0	+1	+2	+3	+4	+5	+6	+7	ASCII
0	1	2	3	4	5	6	7	8	
8	9	10	11	12	13	14	15	16	*******
16	17	19	20	21	22	23	24	25	
24	26	27	28	29	30	31	32	33	!

Figure 14 my\_array.mif