

### Procedure

The purpose and objective of this lab was to use CODEC (audio coder/decoder) to play sounds on the DE1-SoC board from both an audio file and ROM memory.

#### Task 1:

In Task 1, we edited part1.v from the starter code to play audio into the DE1-SoC from the given audio file.




Figure 1.1 Block Diagram for Task1

#### Task 2:

In Task 2, we created a system that would generate a sound from frequencies stored in a ROM (generated via a mif file called tone.mif). This system worked similarly to task 1, except it used a counter corresponding to addresses in the ROM and looped through to play the sound. There were 48000 values stored in the ROM, which requires 16 bits. Instead of looping through 48000 frequencies, we looped through 185 because that was essentially the period of the tone. This allowed us to use an 8-bit counter rather than a 16-bit counter. The frequency is then assigned to writedata\_left and writedata\_right and sent to the CODEC. In the final part of task 2, the top level module (part2.sv) combines the already written task 2 with task 1 by switching where the sound is being outputted from. If SW9 is low, the provided audio file will play, if it is high, the sound generated from the ROM will play.




Figure 2.1 Block Diagram for Task2

## Results

### Task 1:

*No waveform needed/tested.* The audio is played and recorded on LabsLand. The module part1.v functioned correctly as we intended it to!

## Task 2:




Figure 3.1 counter.sv Waveform

The counter module works as expected. It cycles from 0 to 185 by 1 and repeats that cycle. See Figure 3.2 below for a zoomed in waveform.




Figure 3.2 counter.sv Waveform (Zoomed)

## Final Product

Overall, the product of this project was an implementation of audio being played/created via two different sources. The first source being an audio file, the second source being ROM memory. The ROM memory is

filled with frequencies created from a mif file. The mif file was a product of running a python script that creates mif files full of frequencies corresponding to a specific note and length. The final product was shown in a demo by switching from one source to another by using switch 9.

## Appendix: SystemVerilog Code

```
1 // megafunction wizard: %RAM: 1-PORT%
2 GENERATION: STANDARD
3 VERSION: WM1.0
4 MODULE: altsyncram
5
6 =====
7 File Name: rom.v
8 Megafunction Name(s):
9     altsyncram
10
11 Simulation Library Files(s):
12     altera_mf
13 =====
14 *****
15 THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
16 *****
17 17.0.0 Build 595 04/25/2017 S3 Lite Edition
18 *****
19
20
21 //Copyright (C) 2017 Intel Corporation. All rights reserved.
22 //Your use of Intel Corporation's design tools, logic functions
23 //and other software and tools, and its AMPP partner logic
24 //functions, and any output files from any of the foregoing
25 //(including device programming or simulation files), and any
26 //associated documentation or information are expressly subject
27 //to the terms and conditions of the Intel Program License
28 //Subscription Agreement, the Intel Quartus Prime License Agreement,
29 //the Intel MegaCore Function License Agreement, or other
30 //applicable license agreement, including, without limitation,
31 //that your use is for the sole purpose of programming logic
32 //devices manufactured by Intel and sold by Intel or its
33 //authorized distributors. Please refer to the applicable
34 //agreement for further details.
35
36
37 // synopsys translate_off
38 timescale 1 ps / 1 ps
39 // synopsys translate_on
40 module rom (
41     address,
42     clock,
43     data,
44     wren,
45     q);
46
47     input [7:0] address;
48     input clock;
49     input [23:0] data;
50     output wren;
51     output [23:0] q;
52 `ifndef ALTERA_RESERVED_QIS
53 // synopsys translate_off
54 `endif
55     tri1 clock;
56 `ifndef ALTERA_RESERVED_QIS
57 // synopsys translate_on
58 `endif
59
60     wire [23:0] sub_wire0;
61     wire [23:0] q = sub_wire0[23:0];
62
63     altsyncram altsyncram_component (
64         .address_a (address),
65         .address_b (address),
66         .clock0 (clock),
67         .data_a (data),
68         .wren_a (wren),
69         .q_a (sub_wire0),
70         .aclr0 (1'b0),
71         .aclr1 (1'b0),
72         .address_b (1'b1),
73         .addressstall_a (1'b0),
74         .addressstall_b (1'b0),
75         .byteena_a (1'b1),
76         .byteena_b (1'b1),
77         .clock1 (1'b1),
78         .clocken0 (1'b1),
79         .clocken1 (1'b1),
80         .clocken2 (1'b1),
81         .clocken3 (1'b1),
82         .data_b (1'b1),
83         .eccstatus (0),
84         .q_b (0),
85         .rden_a (1'b1),
86         .rden_b (1'b1),
87         .wren_b (1'b0));
88
89     defparam
90         altsyncram_component.clock_enable_input_a = "BYPASS",
91         altsyncram_component.clock_enable_output_a = "BYPASS",
92         altsyncram_component.init_file = "notes.mif",
93         altsyncram_component.intended_device_family = "cyclone V",
94         altsyncram_component.lpm_hint = "ENABLE_RUNTIME_MOD=NO",
95         altsyncram_component.lpm_type = "altsyncram",
96         altsyncram_component.numwords_a = 256,
97         altsyncram_component.operation_mode = "SINGLE_PORT",
98         altsyncram_component.outdata_aclr_a = "NONE",
99         altsyncram_component.outdata_reg_a = "CLOCK0",
100        altsyncram_component.power_up_uninitialized = "FALSE",
101        altsyncram_component.ram_block_type = "M10K",
102        altsyncram_component.read_during_write_mode_port_a = "NEW_DATA_NO_NBE_READ",
103        altsyncram_component.width_a = 8,
104        altsyncram_component.width_byteena_a = 1;
105
106 endmodule
107
108 =====
109 CNX file retrieval info
110 =====
111 Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
112 Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
113 Retrieval info: PRIVATE: AclrByte NUMERIC "0"
114 Retrieval info: PRIVATE: AclrData NUMERIC "0"
115 Retrieval info: PRIVATE: AclrOutput NUMERIC "0"
116 Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "0"
117 Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
118 Retrieval info: PRIVATE: BlankMemory NUMERIC "0"
119 Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
120 Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
121 Retrieval info: PRIVATE: Clken NUMERIC "0"
122 Retrieval info: PRIVATE: DataBusSeparated NUMERIC "1"
123 Retrieval info: PRIVATE: IMPLEMENT_IN_LIES NUMERIC "0"
124 Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
125 Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
126 Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "cyclone V"
127 Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
```

Figure 4 rom.v

Addr	+0	+1	+2	+3	+4	+5	+6	+7	ASCII
0	0	287231	574125	860346	1145557	1429426	1711618	1991802	.....
8	2269651	2544838	2817040	3085939	3351219	3612568	3869681	4122255	.....
16	4369995	4612611	4849816	5081334	5306893	5526228	5739082	5945206	.....
24	6144357	6336302	6520817	6697684	6866696	7027655	7180373	7324669	.....
32	7460376	7587333	7705392	7814415	7914273	8004849	8086038	8157744	.....
40	8219882	8272381	8315178	8348224	8371479	8384916	8388520	8382286	.....
48	8366221	8340345	8304688	8259291	8204208	8139503	8065253	7981544	.....
56	7888475	7786155	7674703	7554250	7424938	7286919	7140354	6985414	.....
64	6822283	6651150	6472218	6285695	6091800	5890761	5682814	5468202	.....
72	5247177	5019999	4786933	4548253	4304240	4055178	3801361	3543085	.....
80	3280655	3014377	2744564	2471532	2195601	1917096	1636342	1353670	.....
88	1069409	783895	497461	210444	16700396	16413223	16126476	15840492	.....
96	15555607	15272154	14990467	14710875	14433706	14159286	13887935	13619974	.....
104	13355715	13095468	12839540	12588229	12341831	12100635	11864923	11634972	.....
112	11411052	11193425	10982347	10778064	10580817	10390837	10208347	10033560	.....
120	9866683	9707909	9557426	9415411	9282028	9157436	9041780	8935196	.....
128	8837809	8749733	8671071	8601916	8542348	8492438	8452244	8421814	.....
136	8401182	8390373	8389400	8398264	8416954	8445449	8483716	8531708	.....
144	8589371	8656635	8733424	8819646	8915200	9019974	9133846	9256682	.....
152	9388338	9528659	9677480	9834628	9999919	10173157	10354140	10542656	.....
160	10738484	10941393	11151147	11367498	11590194	11818974	12053568	12293701	.....
168	12539093	12789455	13044494	13303910	13567400	13834654	14105359	14379198	.....
176	14655848	14934987	15216286	15499416	15784044	16069837	16356460	16643576	.....
184	153633	440725	727301	1013024	1297559	1580572	1861731	2140707	.....
192	2417173	2690804	2961279	3228281	3491497	3750618	4005341	4255367	.....
200	4500402	4740159	4974357	5202722	5424984	5640885	5850170	6052594	.....
208	6247921	6435919	6616370	6789062	6953791	7110366	7258601	7398324	.....

Figure 5 notes.mif

```

1 // Nattapon Oonlamom and Kiana Peterson
2 // 02/25/2023
3 // Lab 5: Digital Signal Processing, Task 2
4
5 // This module counts from 0 to the MAX number set
6 // Since output is 8 bits, the MAX is 184 in this case
7 // 185 was used instead of 48000 (the actual size of the
8 // file given because of the repetitive notes)
9 // If MAX = 48000, the width = 16
10
11 // Overall inputs and outputs for the counter module listed below:
12 // Inputs: 1-bit read, write, reset, clk
13 // Outputs: (in this case) 8-bit address
14 // Parameter: MAX, width for easy changes
15 module counter #(parameter MAX = 184, width = 8)
16     (read, write, reset, clk, address);
17     input logic clk, reset;
18     input logic read, write;
19     output logic [width - 1:0] address;
20
21     // sequential logic
22     always_ff @(posedge clk) begin
23         if (reset || (address == MAX)) begin
24             address <= 16'b0;
25         end
26         else if (read && write) begin
27             address <= address + 1'b1;
28         end
29     end
30 endmodule
31
32 // Testbench for counter module to test every possible combination of inputs
33 // to see if the module is working correctly
34 module counter_testbench();
35
36     // logic to stimulate
37     logic clk, reset;
38     logic read, write;
39     logic [23:0] address;
40     logic clock;
41     logic q;
42
43     // instantiate counter testbench
44     counter dut(.read, .write, .reset, .clk, .address);
45     rom dut2(.address, .clock, .q);
46
47     // Set up the clock.
48     parameter CLOCK_PERIOD = 100;
49     initial begin
50         clk <= 0;
51         forever #(CLOCK_PERIOD/2) clk <= ~clk;
52     end // initial
53
54     initial begin
55
56         reset or w have values                                     @(posedge clk); // Neither
57         reset <= 1;                                              @(posedge clk); // At next
58         leading edge, reset = 1                                   @(posedge clk); // At next
59         reset <= 0; read <= 1; write <= 1;                       repeat (184) @(posedge clk);
60         leading edge, reset = 0
61         $stop; // End the simulation.
62     end
63 endmodule

```

Figure 6 counter.sv

```

5 // This is the top-level module for the audio coder/decoder (CODEC)
6 // This main module record and outputs the given mp3 with Sw[9]
7 // is not pressed, but outputs the tones from the mif file when
8 // Sw[9] is pressed.
9
10 /* Overall inputs and outputs for the counter module listed below:
11 * Inputs: CLOCK_50, CLOCK2_50
12 *          1-bit KEY (active high)
13 *          10-bit SW
14 *          FPGA_I2C_SDAT
15 *          AUD_DACLCK, AUD_ADCLCK, AUD_BCLK
16 *          AUD_ADCDAT
17 * Outputs:
18 *          FPGA_I2C_SCLK
19 *          AUD_XCK
20 *          AUD_DACDAT
21 */
22 module part2 (CLOCK_50, CLOCK2_50, KEY, SW, FPGA_I2C_SCLK, FPGA_I2C_SDAT, AUD_XCK,
23              AUD_DACLCK, AUD_ADCLCK, AUD_BCLK, AUD_ADCDAT, AUD_DACDAT);
24
25     input logic CLOCK_50, CLOCK2_50; // 50MHz clock
26     input logic [0:0] KEY;
27     input logic [9:0] SW;
28
29     // I2C Audio/video config interface
30     output FPGA_I2C_SCLK;
31     inout FPGA_I2C_SDAT;
32
33     // Audio CODEC
34     output AUD_XCK;
35     input AUD_DACLCK, AUD_ADCLCK, AUD_BCLK;
36     input AUD_ADCDAT;
37     output AUD_DACDAT;
38
39     // Local wires.
40     wire read_ready, write_ready, read, write;
41     wire [23:0] readdata_left, readdata_right;
42     wire [23:0] writedata_left, writedata_right;
43     wire reset = ~KEY[0];
44
45     // Logic to use
46     logic [7:0] address; // change accordingly to the param of counter.sv
47     logic [23:0] freq;
48
49     assign read = read_ready & write_ready;
50     assign write = write_ready & read_ready;
51
52     // instantiated the counter module to loop through the rom addresses
53     counter addrCount (.read, .write, .reset, .clk(CLOCK_50), .address(address));
54
55     // instantiated the rom stored memory to be read and write
56     rom sample (.address(address), .clock(CLOCK_50), .q(freq));
57
58     // counter only when SW[9] == 1
59     always_comb begin
60         if (SW[9] == 1) begin // Task2
61             writedata_left = freq;
62             writedata_right = freq;
63         end
64         else begin // Task1
65             writedata_left = readdata_left;
66             writedata_right = readdata_right;
67         end
68     end
69
70     //////////////////////////////////////
71     // Audio CODEC interface.
72     //////////////////////////////////////
73     // The interface consists of the following wires:
74     // read_ready, write_ready - CODEC ready for read/write operation
75     // readdata_left, readdata_right - left and right channel data from the CODEC
76     // read - send data from the CODEC (both channels)
77     // writedata_left, writedata_right - left and right channel data to the CODEC
78     // write - send data to the CODEC (both channels)
79     // AUD_* - should connect to top-level entity I/O of the same name.
80     // These signals go directly to the Audio CODEC
81     // I2C_* - should connect to top-level entity I/O of the same name.
82     // These signals go directly to the Audio/video Config module
83     //////////////////////////////////////
84     clock_generator my_clock_gen(
85         // inputs
86         CLOCK_50,
87         reset,
88         // outputs
89         AUD_XCK
90     );
91
92     audio_and_video_config cfg(
93         // Inputs
94         CLOCK_50,
95         reset,
96         // Bidirectionals
97         FPGA_I2C_SDAT,
98         FPGA_I2C_SCLK
99     );
100
101     audio_codec codec(
102         // Inputs
103         CLOCK_50,
104         reset,
105         read, write,
106         writedata_left, writedata_right,
107         AUD_ADCDAT,
108         // Bidirectionals
109         AUD_BCLK,
110         AUD_ADCLCK,
111         AUD_DACLCK,
112         // Outputs
113         read_ready, write_ready,
114         readdata_left, readdata_right,
115         AUD_DACDAT
116     );
117
118 endmodule

```

Figure 7 part2.sv

```

1 // Nattapon Oonlamom and Kiana Peterson
2 // 02/25/2023
3 // Lab 5: Digital Signal Processing, Task 2
4
5 // This is the top-level module for the audio coder/decoder (CODEC)
6 // This main module outputs the given mp3
7
8 /* Overall inputs and outputs for the counter module listed below:
9 * Inputs: CLOCK_50, CLOCK2_50
10 * 1-bit KEY (active high)
11 * FPGA_I2C_SDAT
12 * AUD_DACLCK, AUD_ADCLCK, AUD_BCLK
13 * AUD_ADCDAT
14 * Outputs:
15 * FPGA_I2C_SCLK
16 * AUD_XCK
17 * AUD_DACDAT
18 */
19 module part1 (CLOCK_50, CLOCK2_50, KEY, FPGA_I2C_SCLK, FPGA_I2C_SDAT, AUD_XCK,
20 AUD_DACLCK, AUD_ADCLCK, AUD_BCLK, AUD_ADCDAT, AUD_DACDAT);
21
22 input CLOCK_50, CLOCK2_50;
23 input [0:0] KEY;
24 // I2C Audio/Video config interface
25 output FPGA_I2C_SCLK;
26 inout FPGA_I2C_SDAT;
27 // Audio CODEC
28 output AUD_XCK;
29 input AUD_DACLCK, AUD_ADCLCK, AUD_BCLK;
30 input AUD_ADCDAT;
31 output AUD_DACDAT;
32
33 // Local wires.
34 wire read_ready, write_ready, read, write;
35 wire [23:0] readdata_left, readdata_right;
36 wire [23:0] writedata_left, writedata_right;
37 wire reset = ~KEY[0];
38
39 ///////////////////////////////////////////////////
40 // Your code goes here
41 ///////////////////////////////////////////////////
42 assign writedata_left = readdata_left;
43 assign writedata_right = readdata_right;
44 assign read = read_ready & write_ready;
45 assign write = read_ready & write_ready;
46
47 ///////////////////////////////////////////////////
48 // Audio CODEC interface.
49 ///////////////////////////////////////////////////
50 // The interface consists of the following wires:
51 // read_ready, write_ready - CODEC ready for read/write operation
52 // readdata_left, readdata_right - left and right channel data from the CODEC
53 // read - send data from the CODEC (both channels)
54 // writedata_left, writedata_right - left and right channel data to the CODEC
55 // write - send data to the CODEC (both channels)
56 // AUD_* - should connect to top-level entity I/O of the same name.
57 // These signals go directly to the Audio CODEC
58 // I2C_* - should connect to top-level entity I/O of the same name.
59 // These signals go directly to the Audio/Video Config module
60 ///////////////////////////////////////////////////
61
62 clock_generator my_clock_gen(
63 // Inputs
64 CLOCK2_50,
65
66 reset,
67
68 // outputs
69 AUD_XCK
70 );
71
72 audio_and_video_config cfg(
73 // Inputs
74 CLOCK_50,
75 reset,
76
77 // Bidirectionals
78 FPGA_I2C_SDAT,
79 FPGA_I2C_SCLK
80 );
81
82 audio_codec codec(
83 // Inputs
84 CLOCK_50,
85 reset,
86
87 read, write,
88 writedata_left, writedata_right,
89
90 AUD_ADCDAT,
91
92 // Bidirectionals
93 AUD_BCLK,
94 AUD_ADCLCK,
95 AUD_DACLCK,
96
97 // Outputs
98 read_ready, write_ready,
99 readdata_left, readdata_right,
100 AUD_DACDAT
101 );
102 endmodule

```

Figure 8 part1.v