

## Procedure

In this lab, the purpose was to implement random access memory (RAM) and display its behavior using the FPGA. To accomplish this, we develop a block diagram and state diagram as necessary. After seeing what component was necessary, we then began writing modules, such as a RAM, counter, seg7, etc. This lab is composed of three tasks with different sets of instructions, so the modules are used accordingly to accomplish each task.

### Task 1

In Task 1, we implemented a 32x4 array, which contains 32 words and 4 bits per word in the RAM. SW 3-0 was used to provide input data for the RAM and SW -4 to specify which address the data is stored while SW is a write signal and KEY 0 as the clock to help see the simulation clearly as we can count the number of clock cycle this way. The behavior will then be displayed on the HEXs. HEX5-4 show the address, HEX2 shows data being put in, and HEX0 shows the read out data from the memory. To accomplish this, we followed the block diagram below.




Figure 1.1 Block Diagram of Task 1

The system will be composed of the modules Task1, dff, and seg7, which will be instantiated in the main module DE1\_SoC. Inputs are passed through the dff, then through the RAM Task1 to give a 2 clock cycle delay and be stored into memory. Then, the output from the RAM is connected to the seg7 to be displayed on HEXs. We implemented the system this way as is the most logical to solve the given problem.

### Task 2

In Task 2, we created the dual-port 32x4 RAM and the ra32x4 mif file as instructed. Then, we implement a RAM for supplying the address for a read operation and a separate port that gives the address for a write operation. SW8-4 is used to write address and SW3-0 is for the corresponding data. The HEXs displays were used to display the content of each four-bit word. HEX0 shuffles through the data stored in mif while HEX3-2

shuffles through its address (from 0-1f in hexadecimal), and HEX1 shows the write data. To accomplish this, we followed the block diagram below.




Figure 2.1 Block Diagram of Task 2

The system will be composed of the modules clock\_divider, counter, and seg7, and the ram32x4 created using Quartus, which will be instantiated in the main module DE1\_SoC. The clock\_divider set up the clock, the counter is passed through the ram32x4 adder to keep counting up the address every 1 sec or so. The ram32x4 then outputs the data. The data, address, and write are connected to seg7 to be displayed on HEXs. We implemented the system this way as is the most logical to solve the given problem. After considering how the components will be connected, we determined how each component will work using a state diagram.




Figure 2.2 State Diagram of Task 2

### Task 3

In Task 3, a circular queue was created to store memory to track whether the dual-port RAM from Task 2 is full, empty, or neither. We used the FIFO and its skeleton provided and designed an FSM for the FIFO controller to track the FIFO capacity and update its memory.

For this task, the value of the data input should be shown on HEX5-4. SW7-0 to represent the data input while the current data output is shown on HEX1-0. When “full,” LEDR9 is indicated. When “empty,” LEDR8 is indicated. CLOCK\_50 (50MHz) is also used as the input clk to this FIFO. To represent this, the block diagram and the state diagram can be seen below.




Figure 2.3 Block Diagram of Task 3

After struggling with many attempts in debugging, we implemented the system this way as is the most logical to solve the given problem. After considering how the components will be connected, we determined how each component will work using a state diagram.




Figure 2.4 State Diagram of Task 3 (made for unknown size)

## Results

### Task #1:




Figure 3.1 dflop.sv module Waveform

The dflop module works as intended. It takes in an input, set output to 0 when reset and return output delay by a clock cycle.




Figure 3.2 seg7.sv module Waveform

The seg7 module functions correctly as expected. The HEX display shows numbers correctly according to their assigned binary.




Figure 3.3 Task1.sv module Waveform (RAM1)

The Task1 (the RAM) works correctly. It shows the data values are stored in the correct assigned address in the testbench. When write, the read out data is shown accordingly.




Figure 3.4 DE1\_SoC.sv module Waveform Task1

The DE1\_SoC module is functioning correctly as it is displaying the correct output from the inputs given on the testbench and aligned with the truth table. Pressing KEY[0] is a clock cycle. HEXs are displaying the values accordingly as it is supposed to.

## Task #2:




Figure 4.1 clock\_divider.sv module Waveform

The clock divider works as expected. It is slowing down the clock by dividing as named.




Figure 4.2 counter.sv module Waveform

The counter module is working as expected. The counter counts up by 1 (from 0 to 1f) and reset when reset is input or when the max is reached as designed by the state diagram.




Figure 4.3 seg7.sv module Waveform

The seg7 module functions correctly as expected. The HEX display shows numbers correctly according to their assigned binary.




Figure 4.4 DE1\_SoC.sv module Waveform Task2

The DE1\_SoC module is functioning correctly as it is displaying the correct output from the inputs given on the testbench and aligned with the truth table. The HEXs are displaying counter, write, read, and addresses correctly accordingly to the inputs as it supposed to.

### Task #3:

Figure 5.1 FIFO.sv module Waveform

The FIFO module worked as expected according to the waveform as it uses a memory module to store data when written to and ejects data when read from as it is supposed to.




Figure 5.2 FIFO Control.sv Waveform

The FIFO\_control module is working as expected as it keeping track of the RAM's addresse and its memory. It shows empty when there is no queue and full when the memory input is full as it supposed to.

Figure 5.3 DE1\_SoC.sv module Waveform Task3

The DE1\_SoC module is functioning correctly as it is displaying the correct output from the inputs given on the testbench and aligned with the truth table. LEDR8 light up when the queue is empty and LEDR9 lights up when the queue is full while HEXs are displaying the values correctly as assigned.

## Final Product

Demonstrate Link:

**Task1 and Task2:** [https://drive.google.com/file/d/1-gNmK\\_42Nm4zY4kdKmXbrJshkUZpl2Lk/view](https://drive.google.com/file/d/1-gNmK_42Nm4zY4kdKmXbrJshkUZpl2Lk/view)

**Task3:** <https://drive.google.com/file/d/1qWkCMBE5rnCgPX7uw83cFmrJVltv89V8/view?usp=sharing>

The overall goal of this lab was to be able to understand how RAM works and how to implement and use them. In Task 1, we built the memory block RAM from scratch. As a result, we made a 32x4 RAM that stores the user data memory input into the address provided by the user. In Task 2, we used the built-in memory block from Quartus to investigate the implementation of a dual-port RAM. In doing this, we implemented a RAM for supplying the address for a read operation and a separate port that gives the address for a write operation. In Task 3, we added a controller onto the memory block we learned about. The final product gives a memory module that only writes in information if there is room and will output whatever data is stored in the least recent stored address. To conclude, we learned how RAMs operate and how to implement them.

## Appendix

```

1 // Nattapon Oonlamom and Kiana Peterson
2 // 01/22/2023
3 // Lab 2, Task 1: Memory Blocks
4
5 // This is the top module of task one, connecting all the modules
6 // Takes in data inputs and store them into the RAM memory accordingly to
7 // the address the user inputs, then display these inputs through
8 // the HEX display
9
10 // Overall inputs and outputs to the DE1_SoC module listed below:
11 // Inputs: 1 bit CLOCK_50, 10-bit SW, 4-bit KEY
12 // Outputs: 6 7-bit HEXs
13 module DE1_SoC(CLOCK_50, SW, KEY, HEX5, HEX4, HEX3, HEX2, HEX1, HEX0);
14   input logic CLOCK_50; // 50MHz clock
15   input logic [9:0] SW;
16   input logic [3:0] KEY;
17   output logic [6:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
18
19   // logic used
20   logic [3:0] d_out;
21   logic enable;
22   assign clk = ~KEY[0]; // Key is active low
23
24   // instantiate the dff module to delay a clock cycle
25   dff my_dff (.D(SW[9]), .Q(enable), .clk(CLOCK_50), .reset(1'b0));
26
27   // instantiate the Task1 module to store inputs memory into the addresses (making a RAM)
28   Task1 RAM (.clk(clk), .write(enable), .Address(SW[8:4]), .DataIn(SW[3:0]), .DataOut(d_out));
29
30   // nothing shown on HEX3 and HEX1
31   assign HEX3 = 7'b1111111;
32   assign HEX1 = 7'b1111111;
33
34   // instantiate the seg7 module to display RAM address and data memory
35   // HEX5, HEX4 = address
36   // HEX2 = data being input into RAM
37   // HEX0 = data read from the RAM
38   seg7 left_address (.in({3'b000, SW[8]}), .hex(HEX5));
39   seg7 right_address (.in(SW[7:4]), .hex(HEX4));
40   seg7 dataOut (.in({1'b0, SW[3:0]}), .hex(HEX2));
41   seg7 dataIn (.in({1'b0, d_out}), .hex(HEX0));
42
43 endmodule

```

Figure 6 DE1\_SoC.sv module for Task 1

```

1 // Nattapon Oonlamom and Kiana Peterson
2 // 01/22/2023
3 // Lab 2, Task 1: Memory Blocks
4
5 // This module is a RAM storing input data as memory accordingly to the address
6
7 // Overall inputs and outputs to the DE1_SoC module listed below:
8 // Inputs: 1-bit clk, write, 4-bit Address, DataIn
9 // Outputs: 5-bit DataOut
10 // Parameter: data_width, addr_width for easy modification
11 module Task1 #(parameter data_width = 4, addr_width = 5) (clk, write, Address, DataIn, DataOut);
12   input logic clk, write;
13   input logic [addr_width - 1 : 0] Address;
14   input logic [data_width - 1 : 0] DataIn;
15   output logic [data_width - 1 : 0] DataOut;
16
17   logic [3:0] memory_array [31:0];
18
19   // Sequential logic
20   always_ff @(posedge clk) begin
21     if (write) begin
22       memory_array[Address] <= DataIn;
23     end
24     DataOut <= memory_array[Address];
25   end
26 endmodule
27
28 // Testbench for the Task1 module to test all the possible hexcome
29 // to see of the present state and the next state is set up correctly
30 module Task1_testbench;
31   parameter data_width = 4, addr_width = 5;
32   logic clk, write;
33   logic [data_width - 1 : 0] DataIn, DataOut;
34   logic [addr_width - 1 : 0] Address;
35
36   // instantiate the testbench for Task1
37   Task1 dut(.clk, .write, .Address, .DataIn, .DataOut);
38
39   //clock setup
40   parameter clock_period = 100;
41
42   initial begin
43     clk <= 0;
44     forever #(clock_period / 2) clk <= ~clk;
45   end
46
47   //initial simulation
48   initial begin
49     DataIn <= 4'b0000; write <= 1'b0; Address <= 5'b00000; @(posedge clk);
50     DataIn <= 4'b0001; write <= 1'b1; Address <= 5'b00000; @(posedge clk); #10;
51
52     DataIn <= 4'b0010; write <= 1'b0; Address <= 5'b00001; @(posedge clk);
53     DataIn <= 4'b0011; write <= 1'b1; Address <= 5'b00001; @(posedge clk); #10;
54
55     DataIn <= 4'b0011; write <= 1'b0; Address <= 5'b00010; @(posedge clk);
56     DataIn <= 4'b0100; write <= 1'b1; Address <= 5'b00011; @(posedge clk); #10;
57     DataIn <= 4'b0101; write <= 1'b0; Address <= 5'b00100; @(posedge clk);
58     DataIn <= 4'b0110; write <= 1'b1; Address <= 5'b00101; @(posedge clk); #10;
59
60     $stop; //end simulation
61   end
62 endmodule

```

Figure 7 Task1.sv module (RAM1)



```

1 // Nattapon Oonlamom and Kiana Peterson
2 // 01/22/2023
3 // Lab 2, Task 1: Memory Blocks
4
5 // This module takes in a clock, reset, and 1 bit of data (D)
6 // and creates a D Flip-Flop out of 2 D latches
7
8 // Overall inputs and outputs to the DE1_SoC module listed below:
9 // Inputs: 1-bit D, clk, reset
10 // Outputs: 1-bit Q
11 module dflop(D, Q, clk, reset);
12     input logic D;
13     output logic Q;
14     input logic clk;
15     input logic reset;
16
17     // sequential logic
18     always @(posedge clk)
19     if (reset) begin
20         Q <= 0; // Reset to all zeroes
21     end else begin
22         Q <= D;
23     end
24 endmodule

```

Figure 8 dflop.sv module

```

1 // Nattapon Oonlamom and Kiana Peterson
2 // 01/22/2023
3 // Lab 2: Memory Blocks
4
5 // This module shows the logic for 7-segment active low display
6 // Takes in and decode input to display numbers corresponding to the input
7
8 // Overall inputs and outputs to the seg7 module listed below:
9 // Inputs: 4-bit in
10 // Outputs: 7-bit HEX
11 module seg7(in, hex);
12     input logic [3:0] in;
13     output logic [6:0] hex;
14
15
16     always_comb begin
17         case(in)
18             4'b0000: hex = 7'b1000000; // 0
19             4'b0001: hex = 7'b1111001; // 1
20             4'b0010: hex = 7'b0100100; // 2
21             4'b0011: hex = 7'b0110000; // 3
22             4'b0100: hex = 7'b0011001; // 4
23             4'b0101: hex = 7'b0010010; // 5
24             4'b0110: hex = 7'b0000010; // 6
25             4'b0111: hex = 7'b1111000; // 7
26             4'b1000: hex = 7'b0000000; // 8
27             4'b1001: hex = 7'b0010000; // 9
28             4'b1010: hex = 7'b0001000; // A
29             4'b1011: hex = 7'b0000011; // B, shows up as b
30             4'b1100: hex = 7'b1000110; // C
31             4'b1101: hex = 7'b0100001; // D, shows up as d
32             4'b1110: hex = 7'b0000110; // E
33             4'b1111: hex = 7'b0001110; // F
34             default: hex = 7'b1111111; // blank
35         endcase
36     end
37 endmodule

```

Figure 9 seg7.sv module

```

1 // megafunction wizard: %RAM: 2-PORT%
2 // GENERATION: STANDARD
3 // VERSION: M1.0
4 // MODULE: altsyncram
5
6 =====
7 File Name: ram32x4.v
8 Megafunction Name(s):
9     altsyncram
10
11 Simulation Library File(s):
12     altera_mf
13 =====
14 THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
15
16 17.0.0 Build 595 04/25/2017 SJ Lite Edition
17 =====
18
19 // Copyright (c) 2017 Intel Corporation. All rights reserved.
20 // Your use of Intel Corporation's design tools, logic functions
21 // and other software and tools, and its AMPP partner logic
22 // functions, and any output files from any of the foregoing
23 // (including device programming or simulation files), and any
24 // associated documentation or information are expressly subject
25 // to the terms and conditions of the Intel Program License
26 // Subscription Agreement, the Intel Quartus Prime License Agreement,
27 // the Intel MegaCore Function License Agreement, or other
28 // applicable license agreement, including, without limitation,
29 // that your use is for the sole purpose of programming logic
30 // devices manufactured by Intel and sold by Intel or its
31 // authorized distributors. Please refer to the applicable
32 // agreement for further details.
33
34 // synopsys translate_off
35 timescale 1 ps / 1 ps
36 // synopsys translate_on
37
38 module ram32x4 (
39     clock,
40     data,
41     rdaddress,
42     wraddress,
43     wren,
44     q);
45
46     input    clock;
47     input [3:0] data;
48     input [4:0] rdaddress;
49     input [4:0] wraddress;
50     input    wren;
51     output [3:0] q;
52
53 `ifndef ALTERA_RESERVED_QIS
54 // synopsys translate_off
55     tri1    clock;
56     tri0    wren;
57 `endif
58 `ifndef ALTERA_RESERVED_QIS
59 // synopsys translate_on
60     wire [3:0] sub_wire0;
61     wire [3:0] q = sub_wire0[3:0];
62
63
64
65
66 altsyncram altsyncram_component (
67     .address_a (wraddress),
68     .address_b (rdaddress),
69     .clock0 (clock),
70     .data_a (data),
71     .wren_a (wren),
72     .q_b (sub_wire0),
73     .aclr0 (1'b0),
74     .aclr1 (1'b0),
75     .addressstall_a (1'b0),
76     .addressstall_b (1'b0),
77     .byteena_a (1'b1),
78     .byteena_b (1'b1),
79     .clock1 (1'b1),
80     .clocken0 (1'b1),
81     .clocken1 (1'b1),
82     .clocken2 (1'b1),
83     .clocken3 (1'b1),
84     .data_b ({4{1'b1}}),
85     .eccstatus (0),
86     .q_a (0),
87     .rden_a (1'b1),
88     .rden_b (1'b1),
89     .wren_b (1'b0));
90
91 defparam
92     altsyncram_component.address_aclr_b = "NONE",
93     altsyncram_component.address_reg_b = "CLOCK0",
94     altsyncram_component.clock_enable_input_a = "BYPASS",
95     altsyncram_component.clock_enable_input_b = "BYPASS",
96     altsyncram_component.clock_enable_output_b = "BYPASS",
97     altsyncram_component.init_file = "ram32x4.mif",
98     altsyncram_component.intended_device_family = "Cyclone V",
99     altsyncram_component.lpm_type = "altsyncram",
100     altsyncram_component.numwords_a = 32,
101     altsyncram_component.operation_mode = "DUAL_PORT",
102     altsyncram_component.outdata_aclr_b = "NONE",
103     altsyncram_component.outdata_reg_b = "UNREGISTERED",
104     altsyncram_component.power_up_uninitialized = "FALSE",
105     altsyncram_component.ram_block_type = "M10K",
106     altsyncram_component.read_during_write_mode_mixed_ports = "DONT_CARE",
107     altsyncram_component.widthad_a = 5,
108     altsyncram_component.widthad_b = 5,
109     altsyncram_component.width_a = 4,
110     altsyncram_component.width_b = 4,
111     altsyncram_component.width_byteena_a = 1;
112
113 endmodule
114
115

```

Figure 10 ram32x4.v module

```

1 // Nattapon Oonlamom and Kiana Peterson
2 // 01/22/2023
3 // Lab 2: Memory Blocks, Task 2
4
5 // This is the top module of task one, connecting all the modules
6 // Takes in data inputs and store them into the dual-ports RAM memory
7 // accordingly to the address the user inputs, then display these inputs
8 // through the HEX display while the counter also cycling through the RAM
9 // memory and display its memory
10
11 // overall inputs and outputs to the DE1_SoC module listed below:
12 // Inputs: 1 bit CLOCK_50, 10-bit SW, 4-bit KEY
13 // Outputs: 6 7-bit HEXs
14 module DE1_SoC (CLOCK_50, SW, KEY, HEX5, HEX4, HEX3, HEX2, HEX1, HEX0);
15     input logic CLOCK_50; // 50MHz clock
16     input logic [9:0] SW;
17     input logic [3:0] KEY;
18     output logic [6:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
19
20     // clock set up
21     logic [31:0] clk;
22     logic clkSelect;
23     parameter whichClock = 25;
24     assign clkSelect = clk[whichClock];
25
26     // logic used
27     logic [4:0] r_addr;
28     logic [4:0] w_addr;
29     logic [3:0] out;
30     logic [3:0] data;
31     logic reset;
32
33     assign reset = ~KEY[0]; // Key is active low
34     assign w_addr = SW[8:4];
35     assign data = SW[3:0];
36     assign wr_en = ~KEY[3]; // Key is active low
37
38     // instantiate clock_divider to slow down clock
39     clock_divider cdiv (.clock(CLOCK_50), .divided_clocks(clk));
40
41     // instantiate to go through the address of 32x4ram.mif addresses
42     // count from 0-31 (RAM size)
43     counter readAddress (.clk(clkSelect), .reset(reset), .address(r_addr));
44
45     // instantiate the ram32x4 module by Quartus to store inputs memory into the addresses
46     ram32x4(.clock(CLOCK_50), .data(data), .rdaddress(r_addr), .wraddress(w_addr), .wren(wr_en),
47     .q(out));
48
49     // instantiate the seg7 module to display RAM address and data memory
50     // HEX5-4 = address being input by user
51     // HEX2-3 = address shuffling through the RAM
52     // HEX1 = data being input into RAM
53     // HEX0 = data read from the RAM
54     seg7 writeLAddr (.in({3'b000, w_addr[4]}), .hex(HEX5));
55     seg7 writeRAddr (.in(w_addr[3:0]), .hex(HEX4));
56     seg7 addrLDisplay (.in({3'b000, r_addr[4]}), .hex(HEX3));
57     seg7 addrRDisplay (.in(r_addr[3:0]), .hex(HEX2));
58     seg7 writeData (.in(data), .hex(HEX1));
59     seg7 readOut (.in(out), .hex(HEX0));
60
61 endmodule
62

```

Figure 11 DE1\_SoC.sv module for Task 2

```

1 // Nattapon Oonlamom and Kiana Peterson
2 // 01/22/23
3 // EE 371
4 // Lab 2: Memory Blocks
5
6 // This module is slow down a clock
7
8 // overall inputs and outputs for the clock_divider module listed below:
9 // Input: 1-bit clock
10 // Output: 32-bit divided clock signals
11 module clock_divider (clock, divided_clocks);
12     input logic clock;
13     output logic [31:0] divided_clocks = 32'b0;
14
15     always_ff @(posedge clock) begin
16         // Add 1 to the binary number
17         divided_clocks <= divided_clocks + 1;
18     end
19 endmodule
20
21 // Testbench for clock_divider.
22 // Runs 32-bit divided clock signals for a limited number of cycles until simulation ends.
23 module clock_divider_testbench();
24
25     // Logic to stimulate
26     logic clock;
27     logic [31:0] divided_clocks;
28
29     // Instantiate the clock_divider
30     clock_divider dut (.clock, .divided_clocks);
31
32     // Clock setup
33     parameter clock_period = 10000;
34
35     initial begin
36         clock <= 0;
37         forever #(clock_period/2) clock <= ~clock;
38     end //initial
39
40     integer i;
41     initial begin
42         // checks each clock cycle for outcomes (4-bit)
43         for (i = 0; i < 100; i++) begin
44             @(posedge clock);
45             @(posedge clock);
46         end
47     end
48 endmodule

```

Figure 12 clock\_divider.sv module

```

1 // Nattapon Oonlamom and Kiana Peterson
2 // 01/22/2023
3 // Lab 2: Memory Blocks, Task 2
4
5 // This module counts from 0 to the MAX number set
6 // Since output is 5 bits, the max is 31 in this case
7
8 // overall inputs and outputs for the counter module listed below:
9 // Inputs: 1-bit clk, reset
10 // Outputs: 5 bits out
11 // Parameter: MAX, width for easy changes
12 module counter #(parameter MAX = 31, width = 5)
13     (clk, reset, address);
14     input logic clk, reset;
15     output logic [width - 1:0] address;
16
17     // sequential logic
18     always_ff @(posedge clk) begin
19         if (reset || (address == MAX))
20             address <= 5'b0;
21         else
22             address <= address + 1'b1;
23     end
24 endmodule

```

Figure 13 counter.sv module

| Addr   | +000 | +001 | +010 | +011 | +100 | +101 | +110 | +111 | ASCII |
|--------|------|------|------|------|------|------|------|------|-------|
| 000000 | 0110 | 1011 | 1010 | 0000 | 1111 | 1101 | 0011 | 0001 | ----- |
| 001000 | 0100 | 0010 | 1100 | 0110 | 0000 | 0101 | 1000 | 0000 | ----- |
| 010000 | 1101 | 1001 | 0011 | 1010 | 0110 | 0000 | 1111 | 0001 | ----- |
| 011000 | 0111 | 0000 | 1000 | 1100 | 0100 | 0000 | 1101 | 0000 | ----- |

Figure 14 32x4ram.mif

```

module Task3 (CLOCK_50, SW, KEY, HEX5, HEX4, HEX3, HEX2, HEX1, HEX0, LEDR);
    input logic CLOCK_50;
    input logic [9:0] SW;
    input logic [3:0] KEY;
    output logic [6:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
    output logic [9:0] LEDR;

    parameter depth = 4, width = 8;

    logic [width - 1:0] data;
    logic [width - 1:0] out;
    logic reset;
    logic read;
    logic write;

    //assign read = ~KEY[3];
    //assign write = ~KEY[2];
    assign reset = ~KEY[0];
    assign HEX3 = ~7'b0;
    assign HEX2 = ~7'b0;

    logic [31:0] clk;
    parameter whichClock = 20;

    clock_divider cddiv (.clock(CLOCK_50), .divided_clocks(clk));

    // The input data from the switches is passed through a dff
    dfflipflop reading (.clk(clk[whichClock]), .reset, .D(~KEY[3]), .Q(read));
    dfflipflop writing (.clk(clk[whichClock]), .reset, .D(~KEY[2]), .Q(write));
    assign data = SW[7:0];

    // The write data, write pointer, and read pointer are passed into a FIFO to get the
    data at an address and
    // whether the memory is full or empty
    FIFO #(depth, width) myFIFO (.clk(clk[whichClock]), .reset, .read, .write,
    .inputBus(data), .empty(LEDR[8]), .full(LEDR[9]), .
    outputBus(out));

    // Displays the data to be written
    seg7 writeDataL (.in(data[7:4]), .hex(HEX5));
    seg7 writeDataR (.in(data[3:0]), .hex(HEX4));

    // Displays the data being read out
    seg7 readOutL (.in(out[7:4]), .hex(HEX1));
    seg7 readOutR (.in(out[3:0]), .hex(HEX0));
endmodule

```

Figure 15 Task3.sv module

```

module FIFO #(parameter depth = 4, parameter width = 8)(input logic clk, reset,
                                                         input logic read, write,
                                                         input logic [width-1:0] inputBus,
                                                         output logic empty, full,
                                                         output logic [width-1:0] outputBus
// [7:0] write data
// [7:0] read data
);

logic wr_en;
logic [depth - 1:0] rAddr, wAddr;

//
FIFO_Control #(depth) FC (.clk, .reset,
                          .read,
                          .write,
                          .wr_en(wr_en),
                          .empty,
                          .full,
                          .readAddr(rAddr),
                          .writeAddr(wAddr)
);

// The input data from the dff and the read address from the counter is passed in with
the write address
// and write enable to display each output.
ram16x8 ram (.clock(clk), .data(inputBus), .rdaddress(rAddr), .wraddress(wAddr), .wren(
wr_en), .q(outputBus));

endmodule

```

Figure 16 FIFO.sv module

```

module FIFO_Control #(parameter depth = 4)( input logic clk, reset,
                                             input logic read, write, // Point to addresses
                                             output logic wr_en,
                                             output logic empty, full,
                                             output logic [depth-1:0] readAddr, writeAddr);

/* Define_Variables_Here */
//logic oneLeft;
logic [depth: 0] loaded;
logic [depth - 1: 0] readPntr;
logic [depth - 1: 0] writePntr;

enum {A, B, C} ps, ns;

/* Combinational_Logic_Here */
always_comb begin
    case (ps)
        A: begin // Empty
            if (write && ~read) begin // If it's a write
                if (depth == 1) // If can only store 1 more address
                    ns = C;
                else
                    ns = B;
            end
            ns = B;
        end
        B: begin // Being loaded
            if (write && read) begin // If write and read
                ns = B;
            end
            else if (write && (loaded == 5'b01110)) begin // If only 1 left and it's a write
                ns = C;
            end
            else if (read && (loaded == 5'b00001)) begin // If only 1 loaded and it's a read
                ns = A;
            end
            else begin
                ns = B;
            end
        end
        C: begin // Full
            if (read && ~write) begin // If it's a read, but not a write
                if (depth == 1) // If it was full with only 1 write
                    ns = A;
                else
                    ns = B;
            end
            ns = B;
        end
        default: begin ns = A; end
    end case
end

```

```

always_ff @(posedge clk) begin
  if (reset) begin
    ps <= A;
    readAddr <= '0;
    writeAddr <= '0;
    empty <= 1'b1;
    full <= 1'b0;
    loaded <= depth
  end
end

```

Page 1 of 3

Revision: FIFC

ary 27, 2023

FIFO\_Control.sv

Project: FIFC

```

// end

/* Sequential_Logic_Here */
always_ff @(posedge clk) begin
  if (reset) begin
    ps <= A;
    readAddr <= '0;
    writeAddr <= '0;
    loaded <= '0;
    wr_en <= 1'b0;
    readPntr <= '0;
    writePntr <= '0;
  end

  else begin // If not reset
    if (write) begin
      if (ps == C) begin
        writePntr <= '1;
        loaded <= 5'b01111;
      end
      else begin
        if (writePntr == '1) begin // write address needs to loop around
          writePntr <= '0;
        end
        else begin
          writePntr <= writePntr + 1;
        end
        loaded <= loaded + 1;
      end
      writeAddr <= writePntr;
    end
    if (read) begin
      if (ps == A) begin
        readPntr <= '0;
        loaded <= '0;
      end
      else begin
        if (readPntr == '1) begin // read needs to go back to beginning
          readPntr <= '0;
        end
        else begin
          readPntr <= readPntr + 1;
        end
      end
    end
  end
end

```

```

    end
    loaded <= loaded - 1;
  end
  readAddr <= readPntr;
end

empty <= ((readPntr == writePntr) && (loaded == '0));
full <= ((readPntr == writePntr) && (loaded == 5'b01111));
wr_en <= write && ~full;
ps <= ns;
end
endmodule

```

Figure 17 FIFO\_Control.sv

| Addr  | +000     | +001     | +010     | +011     | +100     | +101     | +110     | +111     | ASCII   |
|-------|----------|----------|----------|----------|----------|----------|----------|----------|---------|
| 00000 | 11001010 | 01001110 | 00000000 | 01110011 | 11111111 | 01010101 | 00000001 | 10000000 | .NLS.U. |
| 01000 | 11000011 | 11111110 | 00000000 | 10101010 | 11110001 | 00011001 | 01110100 | 01100101 | ....te  |

Figure 18 16x8ram.mif

```

37 // synopsys translate_off
38 timescale 1 ps / 1 ps
39 // synopsys translate_on
40 module ram16x8 (
41     clock,
42     data,
43     raddress,
44     waddress,
45     wren,
46     q);
47
48     input clock;
49     input [7:0] data;
50     input [3:0] raddress;
51     input [3:0] waddress;
52     input wren;
53     output [7:0] q;
54 `ifndef ALTERA_RESERVED_QIS
55 // synopsys translate_off
56 endif
57     tri1 clock;
58     tri0 wren;
59 `ifndef ALTERA_RESERVED_QIS
60 // synopsys translate_on
61 endif
62
63     wire [7:0] sub_wire0;
64     wire [7:0] q = sub_wire0[7:0];
65
66     altsyncram altsyncram_component (
67         .address_a (waddress),
68         .address_b (raddress),
69         .clock0 (clock),
70         .data_a (data),
71         .wren_a (wren),
72         .q_b (sub_wire0),
73         .aclr0 (1'b0),
74         .aclr1 (1'b0),
75         .addressstall_a (1'b0),
76         .addressstall_b (1'b0),
77         .byteena_a (1'b1),
78         .byteena_b (1'b1),
79         .clock1 (1'b1),
80         .clocken0 (1'b1),
81         .clocken1 (1'b1),
82         .clocken2 (1'b1),
83         .clocken3 (1'b1),
84         .data_b ({8{1'b1}}),
85         .eccstatus (),
86         .q_a (),
87         .rden_a (1'b1),
88         .rden_b (1'b1),
89         .wren_b (1'b0));
90
91     defparam
92         altsyncram_component.address_aclr_b = "NONE",
93         altsyncram_component.address_reg_b = "CLOCK0",
94         altsyncram_component.clock_enable_input_a = "BYPASS",
95         altsyncram_component.clock_enable_input_b = "BYPASS",
96         altsyncram_component.clock_enable_output_b = "BYPASS",
97         altsyncram_component.init_file = "ram16x8.",
98         altsyncram_component.intended_device_family = "cyclone v",
99         altsyncram_component.lpm_type = "altsyncram",
100         altsyncram_component.numwords_a = 16,
101         altsyncram_component.numwords_b = 16,
102
103         altsyncram_component.operation_mode = "DUAL_PORT",
104         altsyncram_component.outdata_aclr_b = "NONE",
105         altsyncram_component.outdata_reg_b = "UNREGISTERED",
106         altsyncram_component.power_up_uninitialized = "FALSE",
107         altsyncram_component.ram_block_type = "M10K",
108         altsyncram_component.read_during_write_mode_mixed_ports = "DONT_CARE",
109         altsyncram_component.width_a = 4,
110         altsyncram_component.width_b = 4,
111         altsyncram_component.width_a = 8,
112         altsyncram_component.width_b = 8,
113         altsyncram_component.width_byteena_a = 1;
114 endmodule

```

Figure 19 16x8ram.v module