Kiana Peterson and Nattapon Oonlmaom EE 371 January 24, 2023 Lab 2 Report

Procedure

In this lab, the purpose was to implement random access memory (RAM) and display its behavior using the FPGA. To accomplish this, we develop a block diagram and state diagram as necessary. After seeing what component was necessary, we them began writing modules, such as a RAM, counter, seg7, etc. This lab is composed of three tasks with different sets of instruction, so the modules are used accordingly to accomplish each task.

Task 1

In Task 1, we implemented a 32x4 array, which contains 32 words and 4 bits per word in the RAM. SW 3-0 was used to provide input data for the RAM and SW -4 to specify which address the data is stored while SW is a write signal and KEY 0 as the clock to help see the simulation clearly as we can count the number of clock cycle this way. The behavior will then be displayed on the HEXs. HEX5-4 show the address, HEX2 shows data beng put in, and HEX0 shows the read out data from the memory. To accomplish this, we followed the block diagram below.




Figure 1.1 Block Diagram of Task 1

The system will be composed of the modules Task1, dflipflop, and seg7, which will be instantiated in the main module DE1_SoC. Inputs are passed through the dflipflop, then through the RAM Task1 to give a 2 clock cycle delay and be stored into memory. Then, the output from the RAM in connected to the seg7 to be displayed on HEXs. We implemented the system this way as is the most logical to solve the given problem.

Task 2

In Task 2, we created the dual-port 32x4 RAM and the ra32x4 mif file as instructed. Then, we implement a RAM for supplying the address for a read operation and a separate port that gives the address for a write operation. SW8-4 is used to write address and SW3-0 is for the corresponding data. The HEXs displays were used to display the content of each four-bit word. HEX0 shuffles through the data stored in mif while HEX3-2

shuffles through its address (from 0-1f in hexadecimal), and HEX1 shows the write data. To accomplish this, we followed the block diagram below.




Figure 2.1 Block Diagram of Task 2

The system will be composed of the modules clock_divider, counter, and seg7, and the ram32x4 created using Quartus, which will be instantiated in the main module DE1_SoC. The clock_divider set up the clock, the counter is passed through the ram32x4 adder to keep counting up the address every 1 sec or so. The ram32x4 then outputs the data. The data, address, and write are connected to seg7 to be displayed on HEXs. We implemented the system this way as is the most logical to solve the given problem. After considering how the components will be connected, we determined how each component will work using a state diagram.




Figure 2.2 State Diagram of Task 2

Task 3

In Task 3, a circular queue was created to store memory to track whether the dual-port RAM from Task 2 is full, empty, or neither. We used the FIFO and its skeleton provided and designed an FSM for the FIFO controller to track the FIFO capacity and update its memory.

For this task, the value of the data input should be shown on HEX5-4. SW7-0 to represent the data input while the current data output is shown on HEX1-0. When "full," LEDR9 is indicated. When "empty," LEDR8 is indicated. CLOCK_50 (50MHz) is also used as the input clk to this FIFO. To represent this, the block diagram and the state diagram can be seen below.




Figure 2.3 Block Diagram of Task 3

After struggling with many attempts in debugging, we implemented the system this way as is the most logical to solve the given problem. After considering how the components will be connected, we determined how each component will work using a state diagram.




Figure 2.4 State Diagram of Task 3 (made for unknown size)

Results

Task #1:




Figure 3.1 dflipflop.sv module Waveform

The dflipflop module works as intended. It takes in an input, set output to 0 when reset and return output delay by a clock cycle.




Figure 3.2 seg7.sv module Waveform

The seg7 module functions correctly as expected. The HEX display shows numbers correctly according to their assigned binary.




Figure 3.3 Task1.sv module Waveform (RAM1)

The Task1 (the RAM) works correctly. It shows the data values are stored in the correct assigned address in the testbench. When write, the read out data is shown accordingly.




Figure 3.4 DE1 SoC.sv module Waveform Task1

The DE1_SoC module is functioning correctly as it is displaying the correct output from the inputs given on the testbench and aligned with the truth table. Pressing KEY[0] is a clock cycle. HEXs are displaying the values accordingly as it is supposed to.

Task #2:




Figure 4.1 clock divider.sv module Waveform

The clock divider works as expected. It is slowing down the clock by dividing as named.




Figure 4.2 counter.sv module Waveform

The counter module is working as expected. The counter counts up by 1 (from 0 to 1f) and reset when reset is input or when the max is reached as designed by the state diagram.

	Wave	ave - Default																	
4	-		Msgs																
	<u>+</u>	/seg7_testbench/in	1111	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
1 7	<u>.</u>	/seg7_testbench/hex	0001110	1000000	1111001	0100100	0110000	0011001	0010010	0000010	1111000	0000000	0010000	0001000	0000011	1000110	0100001	0000110	0001110
	<u>e</u> 🔷	/seg7_testbench/i	16	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
ш																			
Ш																			

Figure 4.3 seg7.sv module Waveform

The seg7 module functions correctly as expected. The HEX display shows numbers correctly according to their assigned binary.




Figure 4.4 DE1_SoC.sv module Waveform Task2

The DE1_SoC module is functioning correctly as it is displaying the correct output from the inputs given on the testbench and aligned with the truth table. The HEXs are displaying counter, write, read, and addresses correctly accordingly to the inputs as it supposed to.

Task #3:

Figure 5.1 FIFO.sv module Waveform

The FIFO module worked as expected according to the waveform as it uses a memory module to store data when written to and ejects data when read from as it is supposed to.




Figure 5.2 FIFO Control.sv Waveform

The FIFO_control module is working as expected as it keeping track of the RAM's addresse and its memory. It shows empty when there is no queue and full when the memory input is full as it supposed to.

Figure 5.3 DE1 SoC.sv module Waveform Task3

The DE1_SoC module is functioning correctly as it is displaying the correct output from the inputs given on the testbench and aligned with the truth table. LEDR8 light up when the queue is empty and LEDR9 lights up when the queue is full while HEXs are displaying the values correctly as assigned.

Final Product

Demonstrate Link:

Task1 and Task2: https://drive.google.com/file/d/1-gNmK_42Nm4zY4kdKmXbrJshkUZpl2Lk/view
Task3: https://drive.google.com/file/d/1qWkCMBE5rnCgPX7uw83cFmrJVltv89V8/view?usp=sharing

The overall goal of this lab was to be able to understand how RAM works and how to implement and use them. In Task 1, we built the memory block RAM from scratch. As a result, we made a 32x4 RAM that stores the user data memory input into the address provided by the user. In Task 2, we used the built-in memory block from Quartus to investigate the implementation of a dual-port RAM. In doing this, we implemented a RAM for supplying the address for a read operation and a separate port that gives the address for a write operation. In Task 3, we added a controller onto the memory block we learned about. The final product gives a memory module that only writes in information if there is room and will output whatever data is stored in the least recent stored address. To conclude, we learned how RAMs operate and how to implement them.

```
// Nattapon Oonlamom and Kiana Peterson
// 01/22/2023
// Lab 2, Task 1: Memory Blocks
// Takes in data inputs and store them into the RAM memory accordingly to the address the user inputs, then display these inputs through
// Takes in data inputs and store them into the RAM memory accordingly to the address the user inputs, then display these inputs through
// Overall inputs and outputs to the DEL_SoC module listed below:
// Overall inputs and outputs to the DEL_SoC module listed below:
// Overall inputs and outputs to the DEL_SoC module listed below:
// Overall inputs and outputs to the DEL_SoC module listed below:
// Overall inputs of 7-bit HEXS
// Outputs: 6 7-bit HEXS
// Outputs: 6 7-bit HEXS
// Outputs: 6 7-bit HEXS
// Outputs logic (LOCK_5O, Sw, KEY, HEXS, HEX4, HEX3, HEX2, HEX1, HEX0);
// Outputs logic (E:0) HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
// Output logic [8:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
// Output logic [8:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
// Instantiate the dflipflop module to delay a clock cycle
// instantiate the dflipflop module to delay a clock cycle
// instantiate the dflipflop module to delay a clock cycle
// instantiate the dflipflop module to delay a clock cycle
// instantiate the dflipflop module to delay a clock cycle
// instantiate the task1 module to store inputs memory into the addresses (making a RAM)
// Instantiate the task1 module to store inputs memory into the addresses (making a RAM)
// Instantiate the seq? module to display RAM address and data memory
// nothing shown on HEX3 and HEX1
assign HEX1 = 7'bllllll;
// instantiate the seq? module to display RAM address and data memory
// HEX5, HEX4 = address
// HEX9 = data read from the RAM
// HEX9
```

Figure 6 DE1 SoC.sv module for Task 1

```
// Nattapon Oonlamom and Kiana Peterson
// 01/22/2023
// Lab 2, Task 1: Memory Blocks
               // This module is a RAM storing input data as memory accordingly to the address
              // Overall inputs and outputs to the DEI_SOC module listed below:
// Inputs: 1-bit clk, Write, 4-bt Address, DataIn
// Outputs: 5-bit DataOut
// Parameter: data_width, addr_with for easy modification
module TaskI #(parameter data_width = 4, addr_width = 5) (clk, Write, Address, DataIn, DataOut);
input logic clk, Write;
input logic [dadr_width - 1 : 0] DataIn;
output logic [data_width - 1 : 0] DataIn;
output logic [data_width - 1 : 0] DataOut;
logic [3:0] memory_array [31:0];
                      // Sequential logic
always_ff @(posedge clk) begin
if (write) begin
memory_array[Address] <= DataIn;
                              end
                                     DataOut <= memory_array[Address];
               // Testbench for the Task1 module to test all the possible hexcome
// to see of the present state and the next state is set up correctly
module Task1_testbench;
parameter data_width = 4, addr_width = 5;
logic clk, Write;
logic [data_width - 1:0] DataIn, DataOut;
logic [addr_width - 1:0] Address;
                       // instantiate the testbench for Task1
Task1 dut(.clk, .Write, .Address, .DataIn, .DataOut);
                       //clock setup
parameter clock_period = 100;
                      initial begin
   clk <= 0;
   forever #(clock_period /2) clk <= ~clk;
end</pre>
                      //initial simulation initial begin
                              DataIn <= 4'b0000; Write <= 1'b0; 
DataIn <= 4'b0001; Write <= 1'b1;
                                                                                                                     Address <= 5'b00000; @(posedge clk); Address <= 5'b00000; @(posedge clk); #10; p
                              DataIn <= 4'b0010; Write <= 1'b0;
DataIn <= 4'b0011; Write <= 1'b1;
                                                                                                                      Address <= 5'b00001; @(posedge clk); Address <= 5'b00001; @(posedge clk); #10; p
52
53
                              DataIn <= 4'b0011; Write <= 1'b0;
DataIn <= 4'b0100; Write <= 1'b1;
DataIn <= 4'b0101; Write <= 1'b0;
DataIn <= 4'b0110; Write <= 1'b1;
                                                                                                                      Address <= 5'b00010; @(posedge clk);
Address <= 5'b00011; @(posedge clk); #10;
Address <= 5'b00100; @(posedge clk); #10;
Address <= 5'b00101; @(posedge clk); #10;
                              $stop; //end simulation
```

Figure 7 Task1.sv module (RAM1)

```
// Nattapon Oonlamom and Kiana Peterson
// O1/22/2023
// Lab 2, Task 1: Memory Blocks
// This module takes in a clock, reset, and 1 bit of data (D)
// And creates a D Flip-Flop out of 2 D latches
// Overall inputs and outputs to the DE1_Soc module listed below:
// Inputs: 1-bit D, clk, reset
// Outputs: 1-bit Q
// module dflipflop(D, Q, clk, reset);
input logic D;
input logic Cik;
input logic cik;
input logic reset;
// sequential logic
// sequential logic
always @(posedge clk)
if (reset) begin
Q <= 0; // Reset to all zeroes
end else begin
Q <= D;
end
endmodule
```

Figure 8 dflipflop.sv module

Figure 9 seg7.sv module

```
// megafunction wizard: %RAM: 2-PORT%
// GENERATION: STANDARD
// VERSION: WM.1.0
// MODULE: altsyncram
1 2 3 4 5 6 7 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 2 22 23 33 34 35 36 37 38 39 40 41 42 43 44 45 50 51 55 55 55 55 56 57 58 59 60 61 62 63 64
                                                               File Name: ram32x4.v

Megafunction Name(s):

altsyncram

Simulation Library Files(s):

altera_mf
                                                                               / THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
                                                                        //Copyright (C) 2017 Intel Corporation. All rights reserved.
//Your use of Intel Corporation's design tools, logic functions
//and other software and tools, and its AMPP partner logic
//functions, and any output files from any of the foregoing
//including device programming or simulation files), and any
//associated documentation or information are expressly subject
//to the terms and conditions of the Intel Program License
//subscription Agreement, the Intel Quartus Prime License Agreement,
//the Intel MegaCore Function License Agreement, or other
//applicable license agreement, including, without limitation,
//that your use is for the sole purpose of programming logic
//devices manufactured by Intel and sold by Intel or its
//authorized distributors. Please refer to the applicable
//agreement for further details.
                                                 // synopsys translate_off
    timescale 1 ps / 1 ps
// synopsys translate_on
    module ram32x4 (
    clock,
    data,
    rdaddress,
    wred,
    wred,
    q);
                                                                 input clock;
input [3:0] data;
input [4:0] rdaddress;
input [4:0] wraddress;
input wren;
output [3:0] q;
'ifindef ALIERA_RESERVED_QIS
// synopsy translate_off
endif
tri1 clock;
                                                               endif

tril clock;

tri0 wren;

'ifndef ALTERA_RESERVED_QIS

// synopsys translate_on

endif
                                                                                           wire [3:0] sub_wire0;
wire [3:0] q = sub_wire0[3:0];
                                                                                              altsyncram altsyncram_component (
    .address_a (wraddress),
    .address_b (rdaddress),
    .clock0 (clock),
    .data_a (data),
    .wren_a (wren),
    .q.b (sub_wire0),
    .aclr0 (1 b0),
    .aclr1 (1 b0),
    .addressstall_a (1 b0),
    .addressstall_b (1 b0),
    .byteena_a (1 b1),
  addresstall_b (1 bt)
byteena_b (1 bt),
byteena_b (1 bt),
byteena_b (1 bt),
clock (1 bt),
clocken (1 bt),
clock
                                                                                              .rden_b (1 b1);

defparam

altsyncram_component.address_aclr_b = "NONE",
altsyncram_component.address_reg_b = "CLOCKO",
altsyncram_component.dock_enable_input_a = "BYPASS",
altsyncram_component.clock_enable_input_b = "BYPASS",
altsyncram_component.clock_enable_input_b = "BYPASS",
altsyncram_component.init_file = "ram32x4_mif"
altsyncram_component.init_file = "ram32x4_mif"
altsyncram_component.init_file = "ram32x4_mif"
altsyncram_component.init_file = "ram32x4_mif"
altsyncram_component.inumvords_a = 32,
altsyncram_component.numwords_a = 32,
altsyncram_component.oupdratored = "DUAL_PORT",
altsyncram_component.outdata_aclr_b = "NONE",
altsyncram_component.outdata_areg_b = "UNREGISTERED",
altsyncram_component.outdata_reg_b = "NIONE",
altsyncram_component.ram_block_type = "MIONE",
altsyncram_component.ram_block_type = "MIONE",
altsyncram_component.widthad_a = 5,
altsyncram_component.widthad_a = 5,
altsyncram_component.widthad_b = 5,
altsyncram_component.widthad_b = 4,
altsyncram_component.width_b = 4,
altsyncram_component.width_b = 4,
altsyncram_component.width_b = 4,
altsyncram_component.width_b = 4,
                                                                      endmodule
```

Figure 10 ram32x4.v module

```
Nattapon Oonlamom and Kiana Peterson
 2
           // 01/22/2023
// Lab 2: Memory Blocks, Task 2
 4
           // This is the top module of task one, connecting all the modules
// Takes in data inputs and store them into the dual-ports RAM memory
// accordingly to the address the user inputs, then display these inputs
// through the HEX display while the counter also cycling through the RAM
// memory and display its memory
 6
7
8
9
10
           // overall inputs and outputs to the DE1_Soc module listed below:
// Inputs: 1 bit CLOCK_50, 10-bit SW, 4-bit KEY
11
12
13
           // Outputs: 6 7-bit HEXs
14
15
          module DEI_SOC (CLOCK_50, SW, KEY, HEX5, HEX4, HEX3, HEX2, HEX1, HEX0); input logic CLOCK_50; // 50MHz clock
16
17
               input logic [9:0] SW;
input logic [3:0] KEY;
output logic [6:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
18
19
20
21
                // cleck set up
logic [31:0] clk;
logic clkSelect;
22
                parameter whichClock = 25
24
25
26
27
28
29
                assign clkSelect = clk[whichClock];
               // logic used
logic [4:0] r_addr;
logic [4:0] w_addr;
logic [3:0] out;
logic [3:0] data;
30
31
                logic reset;
32
33
               assign reset = ~KEY[0];
assign w_addr = SW[8:4];
assign data = SW[3:0];
                                                             // Key is active low
34
35
36
37
                assign wr_en = \sim KEY[3];
                                                             // Key is active low
38
                    instantiate clock_divider to slow down clock
39
                clock_divider cdiv (.clock(CLOCK_50), .divided_clocks(clk));
40
                // instantiate to go through the address of 32x4ram.mif addresses
// count from 0-31 (RAM size)
counter readAddress (.clk(clkSelect), .reset(reset), .address(r_addr));
41
42
43
44
               // instantiate the ram32x4 module by Quartus to store inputs memory into the addresses ram32x4(.clock(CLOCK_50), .data(data), .rdaddress(r_addr), .wraddress(w_addr), .wren(wr_en),
45
46
       47
               .q(out));
48
49
               // instantiate the seg7 module to display RAM address and data memory
               50
51
52
53
54
55
56
57
58
59
60
61
           endmodule
62
```

Figure 11 DE1 SoC.sv module for Task 2

```
Nattapon Oonlamom and Kiana Peterson
1
2
3
4
5
6
7
8
9
            / 01/22/23
/ EE 371
          // Lab 2: Memory Blocks
          // This module is slow down a clock
            / Overall inputs and outputs for the clock_divider module listed below:
          // Input: 1-bit clock
// Output: 32-bit divided clock signals
module clock_divider (clock, divided_clocks);
11
12
              input logic clock;
              output logic [31:0] divided_clocks = 32'b0;
13
14
              always_ff @(posedge clock) begin
   // Add 1 to the binary number
   divided_clocks <= divided_clocks + 1;</pre>
15
16
17
18
              end
19
          endmodule
20
          // Testbench for clock_divider.
// Runs 32-bit_divided clock signals for a limited number of cycles until simulation ends.
21
22
23
24
25
26
27
28
29
          module clock_divider_testbench();
                // Logic to stimulate
              logic clock;
logic [31:0] divided_clocks;
              // Instantiate the clock_divider
clock_divider dut (.clock, .divided_clocks);
30
31
32
               // Clock setup
33
              parameter clock_period = 10000;
34
35
              initial begin
       clock <= 0;
  forever #(clock_period/2) clock <= ~clock;
end //initial</pre>
36
37
38
39
             integer i;
initial begin
   // checks each clock cycle for outcomes (4-bit)
   for (i = 0; i < 100; i++) begin
     @(posedge clock);
     @(posedge clock);
     and</pre>
40
41
       42
43
       44
45
46
47
48
          endmodule
```

Figure 12 clock_divider.sv module

```
Nattapon Oonlamom and Kiana Peterson
  2
          // 01/22/2023
// Lab 2: Memory Blocks, Task 2
  4
         // This module counts from 0 to the MAX number set
// Since output is 5 bits, the max is 31 in this case
  5
6
7
  8
             Overall inputs and outputs for the counter module listed below: Inputs: 1-bit clk, reset
  9
         10
11
12
13
14
15
16
17
             // sequential logic
always_ff @(posedge clk) begin
  if (reset || (address == MAX))
    address <= 5'b0;</pre>
18
19
       20
                  else
22
                      address <= address + 1'b1;
             end
24
         endmodule
```

Figure 13 counter.sv module

Addr	+000	+001	+010	+011	+100	+101	+110	+111	ASCII
000000	0110	1011	1010	0000	1111	1101	0011	0001	
001000	0100	0010	1100	0110	0000	0101	1000	0000	
010000	1101	1001	0011	1010	0110	0000	1111	0001	******
011000	0111	0000	1000	1100	0100	0000	1101	0000	

Figure 14 32x4ram.mif

Figure 15 Task3.sv module

```
module FIFO #(parameter depth = 4, parameter width = 8)(input logic clk, reset, input logic read, write, input logic [width-1:0] inputBus,

// [7:0] write data

// [7:0] read data

// [7
```

Figure 16 FIFO.sv module

```
module FIFO_Control #(parameter depth = 4)( input logic clk, reset,
input logic read, write, // Point to addresses
output logic wr_en,
output logic empty, full,
output logic [depth-1:0] readAddr, writeAddr);
       /* Define_Variables_Here
//logic oneLeft;
logic [depth: 0] loaded;
logic [depth - 1: 0] readPntr;
logic [depth - 1: 0] writePntr;
       enum {A, B, C} ps, ns;
      /* Combinational_Logic_Here */
always_comb begin
case (ps)
A: begin // Empty
if (write && ~read) begin // If it's a write
                          ns = C;
else
ns = B;
end else begin
ns = A;
end
                     B: begin // Being loaded
  if (write && read) begin // If write and read
    ns = B;
end
  else if (write && (loaded == 5'b01110)) begin // If only 1 left and it's a write
    ns = C;
end
  else if (read && (loaded == 5'b00001)) begin // If only 1 loaded and it's a read
    ns = A;
end
  else begin
    ns = B;
                    ns = B;
end
end
                     C: begin // Full
  if (read && ~write) begin // If it's a read, but not a write
   if (depth == 1) // If it was full with only 1 write
        ns = A;
   else
        ns = B;
   ns = B;
end
                             end
else begin
ns = C;
end
                                                                                                                     _ € +
                                                                      Page 1 / 3
                      end
```

```
// always_ff @(posedge clk) begin
// if (reset) begin
// ps <= A;
// readAddr <= '0;
// writeAddr <= '0;
// empty <= 1'b1;
// full <= 1'b0;
// loaded <= depth
// end</pre>
```

```
end
loaded <= loaded - 1;
end
readAddr <= readPntr;
end

empty <= ((readPntr == writePntr) && (loaded == '0));
full <= ((readPntr == writePntr) && (loaded == 5'b01111));
wr_en <= write && ~full;
ps <= ns;
end
end
end
end
end
endmodule</pre>
```

Figure 17 FIFO_Control.sv

Addr	+000	+001	+010	+011	+100	+101	+110	+111	ASCII
00000	11001010	01001110	00000000	01110011	11111111	01010101	00000001	10000000	.N.s.U
01000	11000011	11111110	00000000	10101010	11110001	00011001	01110100	01100101	te

Figure 18 16x8ram.mif

```
// synopsys translate_off
timescale 1 ps / 1 ps
// synopsys translate_on
⊟module ram16x8 (
    clock,
    data,
    rdaddress,
    wred,
    wred,
    q);
3/8
388
399
400
411
422
433
446
477
488
499
551
556
667
777
778
779
811
887
887
888
889
991
993
994
995
998
999
999
                                                                 q);
input clock;
input [3:0] data;
input [3:0] rdaddress;
input [3:0] wraddress;
input [3:0] wraddress;
input [7:0] q;
iffndef ALTERA_RESERVED_QIS
// synopsys translate_off
endif
tril clock;
tril wren;
iffndef ALTERA_RESERVED_QIS
// synopsys translate_on
endif
                                                                                               wire [7:0] sub_wire0;
wire [7:0] q = sub_wire0[7:0];
                                                                         whre [/:0] g = sub_wire0[7:0];

altsyncram altsyncram_component (
    .address_a (wraddress),
    .address_b (rdaddress),
    .clock0 (clock),
    .data_a (data),
    .wren_a (wren),
    .q_b (sub_wire0),
    .aclr0 (1'b0),
    .addressstall_b (1'b0),
    .addressstall_b (1'b0),
    .addressstall_b (1'b0),
    .byteena_b (1'b1),
    .clock1 (1'b1),
    .clock1 (1'b1),
    .clocken0 (1'b1),
    .clocken0 (1'b1),
    .clocken1 (1'b1),
    .clocken3 (1b1),
    .clocken3 (1b1),
    .data_b ({s{1'b1}}),
    .eccstatus (),
    .q_a (),
    .rden_a (1'b1),
    .rden_b (1'b1),
    .wren_b (1'b0));

defparam
    altsyncram_component.address_acl
                                                                                             defparam
   altsyncram_component.address_aclr_b = "NONE",
   altsyncram_component.address_reg_b = "CLOCKO",
   altsyncram_component.clock_enable_input_a = "BYPASS",
   altsyncram_component.clock_enable_input_b = "BYPASS",
   altsyncram_component.clock_enable_output_b = "BYPASS",
   altsyncram_component.init_file = "raml&s8.",
   altsyncram_component.init_file = "raml&s8.",
   altsyncram_component.inpm_type = "altsyncram",
   altsyncram_component.inpm_type = "altsyncram",
   altsyncram_component.numwords_a = 16,
   altsyncram_component.numwords_b = 16,
                                                                                                                          altsyncram_component.operation_mode = "DUAL_PORT",
altsyncram_component.outdata_aclr_b = "NONE",
altsyncram_component.outdata_red_b = "UNREGISTERED",
altsyncram_component.power_up_uninitialized = "FALSE",
altsyncram_component.ram_block_type = "MIOK",
altsyncram_component.red_during_write_mode_mixed_ports = "DONT_CARE",
altsyncram_component.widthad_a = 4,
altsyncram_component.widthad_b = 4,
altsyncram_component.widthad_b = 8,
altsyncram_component.width_b = 8,
altsyncram_component.width_b = 8,
altsyncram_component.width_b = 8,
altsyncram_component.width_b = 8,
                                                             endmodule
```

Figure 19 16x8ram.v module