

Procedure

In this lab, the purpose was to reintroduce the parking lot occupancy from lab 1, but instead of using simple breadboard components, an actual, 3D parking lot, will be simulated while also integrating the concepts learned throughout the quarter.

Task #1: Parking Lot Breadboard *(Graded by Completion, so no simulation needed)*

The task was to take an FSM that monitors the activity of cars in a parking lot with a single entry and exit gate, implemented for lab 1, and demonstrate the functionality onto the new breadboard remote lab interface by changing GPIO_0 reference to V_GPIO in the top-level module of every line of code that contained GPIO_0, as well as wire it to different GPIO pin numbers. The more specific modifications are also documented in the code and can be seen below:

```
15 module DE1_Soc(CLOCK_50, SW, KEY, HEX5, HEX4, HEX3, HEX2, HEX1, HEX0, LEDR, V_GPIO);
16
17 input logic CLOCK_50;
18 input logic [9:0] SW;
19 input logic [3:0] KEY;
20 output logic [6:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
21 output logic [9:0] LEDR;
22
23 logic enter;
24 logic exit;
25 logic reset;
26 logic [4:0] capacity;
27
28 // Pinouts changed from GPIO_0 to V_GPIO. The pinouts are as follows:
29 // Inputs:
30 // V_GPIO[24] = the left switch acting as sensor a
31 // V_GPIO[28] = the right switch acting as sensor b
32 // Outputs:
33 // V_GPIO[32] = the left ledr corresponding to sensor a, given by the left switch
34 // V_GPIO[34] = the right ledr corresponding to sensor b, given by the right switch
35 inout logic [35:23] V_GPIO;
36 assign V_GPIO[32] = V_GPIO[24]; // wired the left LEDR (sensor a) to the left switch
37 assign V_GPIO[34] = V_GPIO[28]; // wired the right LEDR (sensor b) to the right switch
38 assign reset = SW[9]; // changed the reset to be attached to switch 9
39
40 logic [31:0] clk;
41 parameter whichClock = 20;
42
43 // instantiates clock divider to slow down clock
44 clock_divider cddiv (.clock(CLOCK_50), .divided_clocks(clk));
45
46 // instantiates parkingLot to track cars entering or exiting the lot with sensors
47 // inputs a and b changed to the correct pinouts
48 parkingLot theParkingLot (.clk(clk[whichClock]), .reset(reset), .a(V_GPIO[24]), .b(V_GPIO[28]), .enter(enter), .exit(exit));
49
50 // instantiates counter to keep track of how many cars are occupying the lot
51 counter carCapacity (.clk(clk[whichClock]), .reset(reset), .inc(enter), .dec(exit), .out(capacity));
52
53 // instantiate display to show how many cars are occupying the lot
54 display carCount (.clk(clk[whichClock]), .count(capacity), .HEX5(HEX5), .HEX4(HEX4), .HEX3(HEX3), .HEX2(HEX2), .HEX1(HEX1), .HEX0(HEX0));
55
56 endmodule
```

Figure 1 Specific Changes Made in the Code for Task1

Task #2: Parking Lot 3D Simulation

This task was to implement the parking lot mechanism with an additional function into the 3D parking lot simulation provided by LabsLand. The parking lot has a single entry and exit with a maximum occupancy of three cars. One car can enter the parking lot, and one car can leave the parking lot at a time accordingly to the user controls. When fully occupied, The entering car will wait at the entrance/exit gate until the gate opens. When the lot is full, led shows red and green otherwise. Similarly, when the space is occupied, the ledr of the space shows red and green otherwise. Further, the occupancy of the parking lot will be displayed on HEX3-0 and “full” will be indicated when the maximum is reached. The additional function includes rush hour, where this parking lot is for a restaurant that has an eight-hour work day, wherein Pressing KEY[0] will increment the work day by an hour which will be displayed on HEX5. At the end of rush, the start and end of rush hour (when 3 cars occupied the lot and when the last car left) will be displayed on HEX4-3 while HEX2-1 cycle through the RAM storing memory of how many cars enter the parking lot according to the hour. The rough draft block diagram for this task can be seen below:




Figure 2.1 Block diagram of Task2

After struggling with many attempts in debugging, we implemented the system this way as is the most logical to solve the given problem. After considering how the components will be connected, we determined how each component will work using a state diagram. The ASMD and FSM of the system are shown below:




Figure 2.2 Rush Hour ASMD




Figure 2.3 Rush Hour FSM

Results

Task #1: *(Graded by Completion, so no simulation needed)*

Task #2:




Figure 3.1 addresses Waveform

The addresses module worked as expected according to the waveform as it counts up by one up to 7 for the write address with the write enable as 1. When wraddress equals 7, rdaddress increments up to 7 and back down to 0 while write enable is 0.




Figure 3.2 carCount Waveform

The carCount module worked as expected in the demo as it counts up by one up to 3 as incremented while counts down to 0 as it is decremented. It also gives the amount of cars that entered during the day. We changed variable names due to a lot of similar names and our testbench seems to have an issue with displaying the values




Figure 3.3 hourCounter Waveform

The hourCounter module worked as expected according to the waveform as it counts up by one up to 7 as incremented while counts down to 0 as it is decremented. It also gives the hex values for each hour

Figure 3.2 display Waveform

The display module is working as expected as it displays FULL25 when the parking lot is at its full occupancy with 25 cars, and CLEAR0 when there is zero car occupied. The displayed number on HEX0 is also incremented as occupancy changes.




Figure 3.3 seg7.sv module Waveform

The seg7 module functions correctly as expected. The HEX display shows numbers correctly according to their assigned binary.




Figure 3.3 metastability.sv module Waveform

The metastability module works as intended. It takes in an input, set the output to 0 when reset, and return output delay by a clock cycle.




Figure 3.4 clock_divider.sv module Waveform

The clock divider works as expected. It is slowing down the clock by dividing as named.

Figure 3.6 Resource Utilization of System

Total System Utilization =

Demonstration

Task #1: <https://drive.google.com/file/d/14CbpZrPm4tZtAvTBbPAL9xKwR4BgRl3F/view?usp=sharing>

Task #2:

Appendix

Task#1:

```
1 // Nattapon Oonlamom and Kiana Peterson
2 // 01/13/23
3 // EE 371
4 // Lab 1: Parkinglot Occupancy
5
6 // This module show how many cars are occupying the lot
7 // Display full when max capacity reach and clear when non occupied
8
9 // Overall inputs and outputs for the counter module listed below:
10 // Inputs: 1-bit clk, 5bit count
11 // Outputs: 6 7-bit HEXs display
12 module display(clk, count, HEX5, HEX4, HEX3, HEX2, HEX1, HEX0);
13     input logic clk;
14     input logic [4:0] count;
15     output logic [6:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
16
17     // 6543210
18     parameter [6:0] zero = 7'b1000000,
19         one = 7'b1111001,
20         two = 7'b0100100,
21         three = 7'b0110000,
22         four = 7'b0011001,
23         five = 7'b0010010,
24         six = 7'b0000010,
25         seven = 7'b1111000,
26         eight = 7'b0000000,
27         nine = 7'b0010000,
28         F = 7'b0001110,
29         U = 7'b1000001,
30         L = 7'b1000111,
31         E = 7'b0000110,
32         C = 7'b1000110,
33         A = 7'b0001000,
34         r = 7'b1001110,
35         blk = 7'b1111111;
36
37 // combination logic for HEXs
38 always_comb begin
39     case(count)
40         0: begin HEX5 = C; HEX4 = L; HEX3 = E; HEX2 = A; HEX1 = r; HEX0 = zero; end
41         1: begin HEX5 = blk; HEX4 = blk; HEX3 = blk; HEX2 = blk; HEX1 = blk; HEX0 = one; end
42         2: begin HEX5 = blk; HEX4 = blk; HEX3 = blk; HEX2 = blk; HEX1 = blk; HEX0 = two; end
43         3: begin HEX5 = blk; HEX4 = blk; HEX3 = blk; HEX2 = blk; HEX1 = blk; HEX0 = three; end
44         4: begin HEX5 = blk; HEX4 = blk; HEX3 = blk; HEX2 = blk; HEX1 = blk; HEX0 = four; end
45         5: begin HEX5 = blk; HEX4 = blk; HEX3 = blk; HEX2 = blk; HEX1 = blk; HEX0 = five; end
46         6: begin HEX5 = blk; HEX4 = blk; HEX3 = blk; HEX2 = blk; HEX1 = blk; HEX0 = six; end
47         7: begin HEX5 = blk; HEX4 = blk; HEX3 = blk; HEX2 = blk; HEX1 = blk; HEX0 = seven; end
48         8: begin HEX5 = blk; HEX4 = blk; HEX3 = blk; HEX2 = blk; HEX1 = blk; HEX0 = eight; end
49         9: begin HEX5 = blk; HEX4 = blk; HEX3 = blk; HEX2 = blk; HEX1 = blk; HEX0 = nine; end
50         10: begin HEX5 = blk; HEX4 = blk; HEX3 = blk; HEX2 = blk; HEX1 = one; HEX0 = zero; end
51         11: begin HEX5 = blk; HEX4 = blk; HEX3 = blk; HEX2 = blk; HEX1 = one; HEX0 = one; end
52         12: begin HEX5 = blk; HEX4 = blk; HEX3 = blk; HEX2 = blk; HEX1 = one; HEX0 = two; end
53         13: begin HEX5 = blk; HEX4 = blk; HEX3 = blk; HEX2 = blk; HEX1 = one; HEX0 = three; end
54         14: begin HEX5 = blk; HEX4 = blk; HEX3 = blk; HEX2 = blk; HEX1 = one; HEX0 = four; end
55         15: begin HEX5 = blk; HEX4 = blk; HEX3 = blk; HEX2 = blk; HEX1 = one; HEX0 = five; end
56         16: begin HEX5 = blk; HEX4 = blk; HEX3 = blk; HEX2 = blk; HEX1 = one; HEX0 = six; end
57         17: begin HEX5 = blk; HEX4 = blk; HEX3 = blk; HEX2 = blk; HEX1 = one; HEX0 = seven; end
58         18: begin HEX5 = blk; HEX4 = blk; HEX3 = blk; HEX2 = blk; HEX1 = one; HEX0 = eight; end
59         19: begin HEX5 = blk; HEX4 = blk; HEX3 = blk; HEX2 = blk; HEX1 = one; HEX0 = nine; end
60         20: begin HEX5 = blk; HEX4 = blk; HEX3 = blk; HEX2 = blk; HEX1 = two; HEX0 = zero; end
61         21: begin HEX5 = blk; HEX4 = blk; HEX3 = blk; HEX2 = blk; HEX1 = two; HEX0 = one; end
62         22: begin HEX5 = blk; HEX4 = blk; HEX3 = blk; HEX2 = blk; HEX1 = two; HEX0 = two; end
63         23: begin HEX5 = blk; HEX4 = blk; HEX3 = blk; HEX2 = blk; HEX1 = two; HEX0 = three; end
64         24: begin HEX5 = blk; HEX4 = blk; HEX3 = blk; HEX2 = blk; HEX1 = two; HEX0 = four; end
65         25: begin HEX5 = F; HEX4 = U; HEX3 = L; HEX2 = L; HEX1 = two; HEX0 = five; end
66         default: begin HEX5 = 7'bx; HEX4 = 7'bx; HEX3 = 7'bx; HEX2 = 7'bx; HEX1 = 7'bx; HEX0 = 7'bx; end
67     endcase
68 end
69 endmodule
```

Figure 4 display Module

```

1 // Nattapon Oonlamom and Kiana Peterson
2 // 01/13/23
3 // EE 371
4 // Lab 1: parkinglot occupancy
5
6 // This module takes in a clock, reset, and an input (w) and creates a
7 // Finite State Machine that determines whether a player just pressed their button
8 // keep track of how many cars are occupying the lot
9
10 // Inputs:
11 // clk: clock input
12 // reset: Sets the current state to a specified reset state
13 // a, b: two parking lot sensors tracking movement
14 // Outputs:
15 // enter: whether a car entered
16 // exit: whether a car exited
17 module parkinglot(clk, reset, a, b, enter, exit);
18 input logic clk, reset, a, b;
19 output logic enter, exit;
20
21 logic entering;
22
23 enum {A, B, C, D} present, next; // Creates a present state and next state for the cases A and B
24
25 // Goes through all possible cases of the FSM
26 always_comb begin
27     case(present)
28     A: begin
29         if (a & ~b) begin
30             next = B;
31         end
32         else if (~a & b) begin
33             next = B;
34         end
35         else begin
36             next = A;
37         end
38     end
39     B: begin
40         if (~a & ~b) begin
41             next = A;
42         end
43         else if (a & b) begin
44             next = C;
45         end
46         else if (a & ~b) begin
47             if (entering) begin
48                 next = B;
49             end
50             else begin
51                 next = A;
52             end
53         end
54     end
55     C: begin
56         if (a & ~b) begin
57             if (entering) begin
58                 next = B;
59             end
60             else begin
61                 next = D;
62             end
63         end
64         else if (~a & b) begin
65             if (entering) begin
66                 next = D;
67             end
68             else begin
69                 next = B;
70             end
71         end
72         else if (a & b) begin
73             next = C;
74         end
75         else begin
76             next = A;
77         end
78     end
79     D: begin
80         if (a & b) begin
81             next = C;
82         end
83         else if (~a & ~b) begin
84             next = A;
85         end
86         else begin
87             next = D;
88         end
89     end
90 endcase
91
92 // sequential logic
93 // Determines when the changes will happen on the clock
94 // Positive edge triggered
95 always_ff @(posedge clk) begin
96     // Makes A the reset state
97     if (reset) begin
98         present <= A;
99         enter <= 0;
100         exit <= 0;
101         entering <= 0;
102     end
103
104     // If no reset, the "present" state becomes the "next" state
105     else begin
106         if (present == A) begin
107             if (a && ~b) begin
108                 entering <= 1;
109             end
110             else if (~a && b) begin
111                 entering <= 0;
112             end
113         end
114         else if (present == B) begin
115             if (~a && ~b) begin
116                 if (entering == 1) begin
117                     enter <= 1;
118                     exit <= 0;
119                 end
120                 else begin
121                     exit <= 0;
122                     enter <= 0;
123                 end
124             end
125         end
126         else if (present == C) begin
127             if (enter == 1 || exit == 1) begin
128                 enter <= 0;
129                 exit <= 0;
130                 entering <= 0;
131             end
132             else begin
133                 present <= next;
134             end
135         end
136     end
137 end
138 endmodule

```

Figure 5 parkinglot Module


```

15 module DE1_SoC(CLOCK_50, SW, KEY, HEX5, HEX4, HEX3, HEX2, HEX1, HEX0, LEDR, V_GPIO);
16
17 input logic CLOCK_50;
18 input logic [9:0] SW;
19 input logic [3:0] KEY;
20 output logic [6:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
21 output logic [9:0] LEDR;
22
23 logic enter;
24 logic exit;
25 logic reset;
26 logic [4:0] capacity;
27
28 // Pinouts changed from GPIO_0 to V_GPIO. The pinouts are as follows:
29 // Inputs:
30 //   V_GPIO[24] = the left switch acting as sensor a
31 //   V_GPIO[28] = the right switch acting as sensor b
32 // Outputs:
33 //   V_GPIO[32] = the left ledr corresponding to sensor a, given by the left switch
34 //   V_GPIO[34] = the right ledr corresponding to sensor b, given by the right switch
35 inout logic [35:23] V_GPIO;
36 assign V_GPIO[32] = V_GPIO[24]; // Wired the left LEDR (sensor a) to the left switch
37 assign V_GPIO[34] = V_GPIO[28]; // Wired the right LEDR (sensor b) to the right switch
38 assign reset = SW[9]; // changed the reset to be attached to switch 9
39
40 logic [31:0] clk;
41 parameter whichClock = 20;
42
43 // instantiates clock_divider to slow down clock
44 clock_divider cddiv (.clock(CLOCK_50), .divided_clocks(clk));
45
46 // instantiates parkingLot to track cars entering or exiting the lot with sensors
47 // Inputs a and b changed to the correct pinouts
48 parkingLot theParkingLot (.clk(clk[whichClock]), .reset(reset), .a(V_GPIO[24]), .b(V_GPIO[28]), .enter(enter), .exit(exit));
49
50 // instantiates counter to keep track of how many cars are occupying the lot
51 counter carCapacity (.clk(clk[whichClock]), .reset(reset), .inc(enter), .dec(exit), .out(capacity));
52
53 // instantiate display to show how many cars are occupying the lot
54 display carCount (.clk(clk[whichClock]), .count(capacity), .HEX5(HEX5), .HEX4(HEX4), .HEX3(HEX3), .HEX2(HEX2), .HEX1(HEX1), .HEX0(HEX0));
55
56 endmodule

```

Figure 6 DE1_SoC Module (Task1)

```

1 // Nattapon Oonlamon and Kiana Peterson
2 01/13/23
3 EE 371
4 Lab 1: Parkinglot Occupancy
5
6 // This module keep track of how many cars are occupying the lot.
7 // Counter increment by 1 if the car enters
8 // and decrement by 1 if the car exit
9 // with an assumption that the max capacity is 25
10
11 // Overall inputs and outputs for the counter module listed below:
12 // Inputs: 1-bit clk, reset, inc, dec
13 // Outputs: 5 bits out
14 module counter(clk, reset, inc, dec, out);
15 input logic clk, reset, inc, dec;
16 output logic [4:0] out;
17
18 // logic for comb_logic
19 logic [4:0] ps, ns;
20
21 parameter [4:0] zero = 5'b00000,
22 one = 5'b00001,
23 two = 5'b00010,
24 three = 5'b00011,
25 four = 5'b00100,
26 five = 5'b00101,
27 six = 5'b00110,
28 seven = 5'b00111,
29 eight = 5'b01000,
30 nine = 5'b01001,
31 ten = 5'b01010,
32 eleven = 5'b01011,
33 twelve = 5'b01100,
34 thirteen = 5'b01101,
35 fourteen = 5'b01110,
36 fifteen = 5'b01111,
37 sixteen = 5'b10000,
38 seventeen = 5'b10001,
39 eighteen = 5'b10010,
40 nineteen = 5'b10011,
41 twenty = 5'b10100,
42 twentyone = 5'b10101,
43 twentytwo = 5'b10110,
44 twentythree = 5'b10111,
45 twentyfour = 5'b11000,
46 twentyfive = 5'b11001;
47
48 // combinational logic
49 always_comb begin
50 case(ps)
51 zero: if (inc) ns = one;
52       else if (dec) ns = zero;
53 one: if (inc) ns = two;
54      else if (dec) ns = zero;
55 two: if (inc) ns = three;
56      else if (dec) ns = one;
57 three: if (inc) ns = four;
58        else if (dec) ns = two;
59 four: if (inc) ns = five;
60        else if (dec) ns = three;
61 five: if (inc) ns = six;
62        else if (dec) ns = four;
63
64 default: ns = five;
65 endcase
66 end

```

```

64         five:     else (inc) ns = four;
65                  if   (dec) ns = six;
66                  else if (dec) ns = four;
67                  else     ns = five;
68        six:      if   (inc) ns = seven;
69                  else if (dec) ns = five;
70                  else     ns = six;
71        seven:    if   (inc) ns = eight;
72                  else if (dec) ns = six;
73                  else     ns = seven;
74        eight:    if   (inc) ns = nine;
75                  else if (dec) ns = seven;
76                  else     ns = eight;
77        nine:     if   (inc) ns = ten;
78                  else if (dec) ns = eight;
79                  else     ns = nine;
80        ten:      if   (inc) ns = eleven;
81                  else if (dec) ns = nine;
82                  else     ns = ten;
83        eleven:   if   (inc) ns = twelve;
84                  else if (dec) ns = ten;
85                  else     ns = eleven;
86        twelve:   if   (inc) ns = thirteen;
87                  else if (dec) ns = eleven;
88                  else     ns = twelve;
89        thirteen: if   (inc) ns = fourteen;
90                  else if (dec) ns = twelve;
91                  else     ns = thirteen;
92        fourteen: if   (inc) ns = fifteen;
93                  else if (dec) ns = thirteen;
94                  else     ns = fourteen;
95        fifteen:  if   (inc) ns = sixteen;
96                  else if (dec) ns = fourteen;
97                  else     ns = fifteen;
98        sixteen:  if   (inc) ns = seventeen;
99                  else if (dec) ns = fifteen;
100                 else     ns = sixteen;
101        seventeen: if   (inc) ns = eighteen;
102                  else if (dec) ns = sixteen;
103                  else     ns = seventeen;
104        eighteen: if   (inc) ns = nineteen;
105                  else if (dec) ns = seventeen;
106                  else     ns = eighteen;
107        nineteen: if   (inc) ns = twenty;
108                  else if (dec) ns = eighteen;
109                  else     ns = nineteen;
110        twenty:   if   (inc) ns = twentyone;
111                  else if (dec) ns = nineteen;
112                  else     ns = twenty;
113        twentyone: if   (inc) ns = twentytwo;
114                  else if (dec) ns = twenty;
115                  else     ns = twentyone;
116        twentytwo: if   (inc) ns = twentythree;
117                  else if (dec) ns = twentyone;
118                  else     ns = twentytwo;
119        twentythree: if   (inc) ns = twentyfour;
120                  else if (dec) ns = twentytwo;
121                  else     ns = twentythree;
122        twentyfour: if   (inc) ns = twentyfive;
123                  else if (dec) ns = twentythree;
124                  else     ns = twentyfour;
125        twentyfive: if   (dec) ns = twentyfour;
126                  else     ns = twentyfive;
127        endcase
128    and
129
130    // sequential logics
131    always_ff @(posedge clk) begin
132        if(reset) begin
133            ps <= zero;
134        end
135        else begin
136            out <= ps;
137            ps <= ns;
138        end
139    end
140
141    endmodule
142
143

```

Figure 7 counter Module

Task#2:

Figure 8