

## Procedure

The purpose and objective of this lab were to use algorithmic state machine charts (ASM) to implement algorithms as hardware circuits.

## Task 1:

In Task 1, we implemented the bit-counting circuit using the ASMD chart shown in Figure 1 on the lab document that responds to the 8-bit input from SW7-0 with SW0 as a start signal and KEY0 as a reset. When the program is completed, LEDR9 should light up. Looking at the ASMD given, we redrawn our ASMD chart and state diagram, then implemented the bitcounter, datapath, and the shifter for the bitcounter module into SystemVerilog as shown in figure 1.1.




Figure 1.1 ASMD Chart of Task1




Figure 1.2 State Diagram for Task1

After completing the components of the ASMD chart and the state diagram, we developed a block diagram to represent the DE1\_SoC out top-level module. We thought about how the component will work together and instantiated them according to figure 1.3.




Figure 1.3 Block Diagram of Task1

## Task 2:

In Task 2, we implemented a binary search algorithm that searches through an array to locate an 8-bit value A specified via switches SW7-0. When found, LEDR9 should light up and the address location should be shown on the HEX display. However, when not found, LEDR8 should light up. We began by thinking about what components do we need to accomplish this challenge and began by drawing the block diagram as shown in figure 2.1.




Figure 2.1 Block Diagram of Task2

After knowing what components will be needed and how they will be connected, we designed an ASMD to accomplish the behavior of the binary search algorithm as shown in figure 2.2. Then, we drew a state diagram for the FSM shown in figure 2.3.




Figure 2.2 ASMD Chart of Task2




Figure 2.3 State Diagram for Task2

## Results

### Task 1:

After implementing the modules and instantiating them into the DE1\_SoC.sv, we ran the testbench to test the behavior of the DE1\_SoC.sv to see if the modules are functioning correctly before running them on the FPGA.




Figure 3.1 DE1\_SoC.sv Waveform

The DE1\_SoC is functioning correctly. The modules instantiated the values given correctly and are able to output correct values.




Figure 3.2 bitcounter.v Waveform

The bitcounter.v module is functioning correctly. With the possible inputs given, the module could output the values correctly that correspond to the numbers of 1s that will be displayed after instantiations under the DE1\_SoC.v module as the data shifted.



Figure 3.3 shifter.v Waveform

The shifter.v module is correct. The module shifts the value given on the testbench correctly as suggested by the ASMD chart. The behavior should be correct.




Figure 3.4 datapath.v Waveform

The datapath.v module works correctly. The datapath displayed a correct value on the HEX displayed, corresponding to the bit counter given on the testbench.

## Task 2:

A similar process to Task 1, after implementing the modules and instantiating them into the DE1\_SoC.v, we ran the testbench to test the behavior of the DE1\_SoC.v to see if the modules are functioning correctly before running them on FPGA.




Figure 4.1 DE1\_SoC.sv Waveform

The DE1\_SoC is functioning correctly. The modules instantiated the values given correctly and are able to output correct values.




Figure 4.2 control.sv Waveform

The control.sv module is functioning correctly. With the possible inputs given, the module could output the values correctly that correspond to the numbers of 1s that will be displayed after instantiations under the DE1\_SoC.sv module as the data shifted.




Figure 4.3 datapath.sv Waveform

The datapath.sv module is correct. The module outputs the address accordingly to the value given on the testbench correctly.




Figure 4.4 seg7.sv Waveform

The seg7.sv module works correctly. The datapath displayed a correct value on the HEX displayed, corresponding to the bit counter given on the testbench.

## Final Product

Overall, the product of this project was an implementation of ASMD (Algorithmic State Machine and Datapath). In Task1, the bit-counting circuit responds to the 8-bit input from SW7-SW0 with SW0 as a start signal and KEY0 as a reset. When SW7-SW0 are inputted, the number of 1s corresponding to the bits are shown on the HEX display and when the program is completed, LEDR9 lights up. When reset is pressed, 0 is displayed. In Task2, a binary search algorithm searches through an array to locate an 8-bit value, A, specified by switches SW7-SW0. When found, LEDR9 lights up and the address stored in the 32x8 memory (specified by the .mif file) is shown on the HEX display. However, when not found, LEDR8 lights up.

Demonstrate Link:

Task1: <https://drive.google.com/file/d/1v7BqswqTxlyQIJG5GQDFN6z9O8WVYwNt/view>

Task2: <https://drive.google.com/file/d/1zmyUgDLYj31gEuTOapckLIgL-BA5SoCS/view?usp=sharing>

## Appendix: SystemVerilog Code

```
1 // Nattapon Oonlamom and Kiana Peterson
2 // 02/13/23
3 // EE 371
4 // Lab 4: Implementing Algorithms in Hardware (Task1)
5
6 /* Overview: This is the top-level module that controls input logics from the FPGA
7 * to display the behavior of bitcounter and datapath module onto the HEX display
8 * and LEDR accordingly to the inputs given form Sw7-0.
9 *
10 * Overall inputs and outputs listed below:
11 * Inputs:
12 *   CLOCK_50 (50 MHz clock)
13 *   KEY      (4 bits, active high)
14 *   SW       (10 bit, active low)
15 * Outputs:
16 *   HEXs (six 7-bit, active low)
17 *   LEDR (10 bits)
18 */
19 module DE1_SoC (CLOCK_50, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, LEDR, SW);
20   output logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
21   input logic  CLOCK_50; // 50 MHz clock
22   output logic [9:0] LEDR;
23   input logic  [3:0] KEY;
24   input logic  [9:0] SW;
25
26   // logic to be used
27   logic LATemp, LBTemp, EATemp, EBTemp;
28   logic ZTemp;
29   logic [7:0] dataTemp;
30
31   // instantiate the bitcounter module to output LA, LB, EA, EB, and Done
32   bitcounter count (.clk(CLOCK_50), .reset(~KEY[0]), .S(SW[9]), .Z(ZTemp), .data(dataTemp),
33     .LA(LATemp), .LB(LBTemp), .EA(EATemp), .EB(EBTemp), .Done(LEDR[9]));
34
35   // instantiate the datapath module with inputs from bitcounter and outputs Z, display, and A
36   datapath data (.clk(CLOCK_50), .reset(~KEY[0]), .LB(LBTemp), .LA(LATemp), .EA(EATemp),
37     .EB(EBTemp), .data(SW[7:0]), .display(HEX0), .A(dataTemp), .Z(ZTemp));
38
39   assign HEX1 = 7'b1111111;
40   assign HEX2 = 7'b1111111;
41   assign HEX3 = 7'b1111111;
42   assign HEX4 = 7'b1111111;
43   assign HEX5 = 7'b1111111;
44
45 endmodule
46
```

Figure 5 DE1\_SoC.sv for Task1



```

1 // Nattapon Oonlamom and Kiana Peterson
2 // 02/13/23
3 // EE 371
4 // Lab 4: Implementing Algorithms in Hardware (Task1)
5
6 /* overview: This module is an FSM that outputs different states
7 * of loading conditions accordingly to the data given.
8 *
9 * overall inputs and outputs listed below:
10 * Inputs:
11 *   data      (8 bits)
12 *   clk, reset (1 bit)
13 *   S, Z      (1 bit)
14 * Outputs:
15 *   LA, LB, EA, EB, done (1 bit)
16 */
17 module bitcounter (clk, reset, S, Z, data, LA, LB, EA, EB, Done);
18   input logic [7:0] data;
19   input logic      clk, reset;
20   input logic      S, Z;
21   output logic     LA, LB, EA, EB, Done;
22
23   enum {S0, S1, S2} ps, ns; // present and next state
24
25   // combinational logic
26   always_comb begin
27     case(ps)
28       S0: begin
29         if (S)
30           ns = S1;
31         else
32           ns = S0;
33       end
34       S1: begin
35         if (Z == 0)
36           ns = S1;
37         else
38           ns = S2;
39       end
40       S2: begin
41         if (S)
42           ns = S2;
43         else
44           ns = S0;
45       end
46     endcase
47   end
48
49   // sequential logic DFFs
50   always_ff @(posedge clk) begin
51     if (reset)
52       ps <= S0;
53     else
54       ps <= ns;
55   end
56
57   // assigning outputs
58   assign LA  = ((ps == S0) && (S == 0));
59   assign LB  = (ps == S0);
60   assign EA  = (ps == S1);
61   assign EB  = ((ps == S1) && (data[0] == 1));
62   assign Done = (ps == S2);
63 endmodule

```

Figure 6 bitcounter.sv

```

1 // Nattapon Oonlamom and Kiana Peterson
2 // 02/13/23
3 // EE 371
4 // Lab 4: Implementing Algorithms in Hardware (Task1)
5
6 /* overview: This module increments and loads the data
7 * accordingly to the loading states given and output
8 * a HEX display along with the shifted data information.
9 *
10 * Overall inputs and outputs listed below:
11 * Inputs:
12 *   clk, reset      (1 bit)
13 *   LB, LA, EA, EB  (1 bit)
14 *   data            (8 bits)
15 * Outputs:
16 *   display (7 bits, active low)
17 *   A (8 bits)
18 *   Z (1 bit)
19 */
20 module datapath (clk, reset, LB, LA, EA, EB, data, display, A, Z);
21   input logic clk, reset;
22   input logic LB, LA, EA, EB;
23   input logic [7:0] data;
24   output logic [7:0] A;
25   output logic [6:0] display;
26   output logic Z;
27
28   // logic for HEX value
29   logic [3:0] B;
30   logic [6:0] zero, one, two, three, four, five, six, seven, eight;
31
32   // sequential logic
33   always_ff @(posedge clk) begin
34     // increment load
35     if (reset) begin
36       B <= 0;
37     end
38     else if (LB) begin
39       B <= 4'b0000;
40     end
41     else if (EB) begin
42       B <= (B + 1);
43     end
44   end
45
46   // instantiate the shifter module to shift the data to the next
47   shifter shift (.clk, .reset, .data, .LA, .EA, .A);
48
49   // assigning output Z
50   assign Z = (~|A);
51
52   // logics and booleans for always_comb
53   // active low
54   assign zero = 7'b1000000;
55   assign one = 7'b1111001;
56   assign two = 7'b0100100;
57   assign three = 7'b0110000;
58   assign four = 7'b0011001;
59   assign five = 7'b0010010;
60   assign six = 7'b0000010;
61   assign seven = 7'b1111000;
62   assign eight = 7'b0000000;
63
64   // combinational logic for display
65   always_comb begin
66     case (B)
67       4'b0000: begin
68         display = zero;
69       end
70       4'b0001: begin
71         display = one;
72       end
73       4'b0010: begin
74         display = two;
75       end
76       4'b0011: begin
77         display = three;
78       end
79       4'b0100: begin
80         display = four;
81       end
82       4'b0101: begin
83         display = five;
84       end
85       4'b0110: begin
86         display = six;
87       end
88       4'b0111: begin
89         display = seven;
90       end
91       4'b1000: begin
92         display = eight;
93       end
94       default: begin
95         display = 7'b1111111;
96       end
97     endcase
98   end
99 endmodule
100

```

Figure 7 datapath.sv for Task1

```

1 // Nattapon Oonlamom and Kiana Peterson
2 // 02/13/23
3 // EE 371
4 // Lab 4: Implementing Algorithms in Hardware (Task1)
5
6 /* overview: This module shifts the data accordingly to
7  * the given load conditions and output new appointed data.
8  *
9  * overall inputs and outputs listed below:
10  * Inputs:
11  *   clk, reset      (1 bit)
12  *   LA, EA          (1 bit)
13  *   data             (8 bits)
14  * Outputs:
15  *   A (8 bits)
16  */
17 module shifter (clk, reset, data, LA, EA, A);
18     input logic      clk, reset;
19     input logic      LA, EA;
20     input logic [7:0] data;
21     output logic [7:0] A;
22
23     // sequential logic
24     always_ff @(posedge clk) begin
25         if (reset) begin
26             A <= 8'b00000000;
27         end
28         else if (LA) begin
29             A <= data;
30         end
31         else if (EA) begin
32             A <= (A >> 1);
33         end
34     end
35 endmodule
36

```

Figure 8 shifter.sv

```

1 // Nattapon Oonlamom and Kiana Peterson
2 // 02/14/2023
3 // Lab 4: Implementing Algorithms in Hardware (Task2)
4
5 // This is the top module of task two, connecting all the modules
6 // It takes in an 8-bit number defined by switches 7-0, then searches for the
7 // location of the input in the given array. This module then displays the location on the HEX if
8 // found
9 // and lights up LEDR[9]. If not found in the array, LEDR[8] lights up
10
11 // overall inputs and outputs to the DE1_SoC module listed below:
12 // Inputs: 1 bit CLOCK_50, 10-bit SW, 4-bit KEY
13 // Outputs: 6 7-bit HEXs, 10-bit LEDR
14
15 module DE1_SoC(CLOCK_50, SW, KEY, HEX5, HEX4, HEX3, HEX2, HEX1, HEX0, LEDR);
16
17     input logic CLOCK_50;
18     input logic [9:0] SW;
19     input logic [3:0] KEY;
20     output logic [6:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
21     output logic [9:0] LEDR;
22
23     logic reset;
24     logic smaller, larger;
25     logic FoundTemp;
26     logic [4:0] L; // The address corresponding to the location of A
27     logic [7:0] dataTemp; // The number stored at a specified address
28
29     assign LEDR[9] = FoundTemp; // Lights up if found
30     assign LEDR[8] = ~FoundTemp; // Lights up if not in the array
31     assign reset = ~KEY[0]; // Active low
32
33     // Makes the other HEXs blank
34     assign HEX5 = 7'b1111111;
35     assign HEX4 = 7'b1111111;
36     assign HEX3 = 7'b1111111;
37     assign HEX2 = 7'b1111111;
38
39     // Controls whether to look to the left or the right
40     control mycontrol (.clk(CLOCK_50), .reset(reset), .start(SW[9]), .A(SW[7:0]),
41         .data_out(dataTemp), .Found(FoundTemp), .smaller(smaller),
42         .larger(larger), .NA(NA), .vertex(vertex));
43
44     // Determines the new middle address to be looking at
45     datapath mydpath (.clk(CLOCK_50), .reset(reset), .smaller(smaller),
46         .larger(larger), .middle(L), .NA(NA), .vertex(vertex));
47
48     // The 32x8 memory holding an array of unique sorted values
49     my_array ram (.clock(CLOCK_50), .data(8'b00000000), .address(L), .wren(1'b0), .q(dataTemp));
50
51     // Displays the address of A if found
52     seg7 Ldisplay (.in({3'b000, L[4]}), .Found(FoundTemp), .hex(HEX1));
53     seg7 Rdisplay (.in(L[3:0]), .Found(FoundTemp), .hex(HEX0));
54
55 endmodule
56
57 `timescale 1 ps / 1 ps
58 module DE1_SoC_testbench();
59     logic CLOCK_50;
60     logic [9:0] SW;
61     logic [3:0] KEY;
62     logic [6:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
63     logic [9:0] LEDR;
64
65     DE1_SoC dut (.*);
66
67     //clock setup
68     parameter clock_period = 100;
69
70     initial begin
71         CLOCK_50 <= 0;
72         forever #(clock_period / 2) CLOCK_50 <= ~CLOCK_50;
73     end //initial
74
75     initial begin
76         // @(posedge clk) represents one clock cycle, and S, Z, and A are
77         // the inputs of that clock cycle. If no inputs are declared before @(posedge clk),
78         // the inputs remain the same from last clock cycle
79         KEY[0] <= 0;
80         KEY[0] <= 1; SW[9] <= 1; SW[7:0] <= 8'd10;
81         SW[9] <= 0; SW[7:0] <= 8'd10;
82         SW[9] <= 0; SW[7:0] <= 8'd10;
83         SW[9] <= 0; SW[7:0] <= 8'd10;
84         SW[9] <= 0; SW[7:0] <= 8'd10;
85         SW[9] <= 0; SW[7:0] <= 8'd10;
86         SW[9] <= 0; SW[7:0] <= 8'd10;
87         SW[9] <= 0; SW[7:0] <= 8'd10;
88         SW[9] <= 0; SW[7:0] <= 8'd10;
89         SW[9] <= 0; SW[7:0] <= 8'd10;
90         SW[9] <= 0; SW[7:0] <= 8'd10;
91         SW[9] <= 0; SW[7:0] <= 8'd10;
92         SW[9] <= 0; SW[7:0] <= 8'd10;
93         SW[9] <= 0; SW[7:0] <= 8'd10;
94         KEY[0] <= 0;
95         KEY[0] <= 1; SW[9] <= 1; SW[7:0] <= 8'd20;
96         SW[9] <= 0; SW[7:0] <= 8'd20;
97         SW[9] <= 0; SW[7:0] <= 8'd20;
98         SW[9] <= 0; SW[7:0] <= 8'd20;
99         SW[9] <= 0; SW[7:0] <= 8'd20;
100        SW[9] <= 0; SW[7:0] <= 8'd20;
101        SW[9] <= 0; SW[7:0] <= 8'd20;
102        SW[9] <= 0; SW[7:0] <= 8'd20;
103        SW[9] <= 0; SW[7:0] <= 8'd20;
104        SW[9] <= 0; SW[7:0] <= 8'd20;
105        SW[9] <= 0; SW[7:0] <= 8'd20;
106        SW[9] <= 0; SW[7:0] <= 8'd20;
107        SW[9] <= 0; SW[7:0] <= 8'd20;
108        SW[9] <= 0; SW[7:0] <= 8'd20;
109        SW[9] <= 0; SW[7:0] <= 8'd20;
110        SW[9] <= 0; SW[7:0] <= 8'd20;
111        SW[9] <= 0; SW[7:0] <= 8'd20;
112        SW[9] <= 0; SW[7:0] <= 8'd20;
113        SW[9] <= 0; SW[7:0] <= 8'd20;
114        SW[9] <= 0; SW[7:0] <= 8'd20;
115        SW[9] <= 0; SW[7:0] <= 8'd20;
116        SW[9] <= 0; SW[7:0] <= 8'd20;
117
118        $stop;
119    end
120 endmodule

```

Figure 9 DE1\_SoC.sv for Task2

```

1 // Nattapon Oonlamom and Kiana Peterson
2 // 02/14/2023
3 // Lab 4: Implementing Algorithms in Hardware (Task2)
4
5 // This is the datapath module that handles finding the new middle value, whether to move left or right
6
7 // Overall inputs and outputs to the control module listed below:
8 // Inputs: 1-bit clk, reset, smaller, larger, vertex
9 // Outputs: 5-bit middle, 1-bit NA
10
11 module datapath (clk, reset, smaller, larger, middle, NA, vertex);
12   input logic clk, reset, smaller, larger, vertex;
13   output logic [4:0] middle; // Address of the data to look at
14   output logic NA; // whether an unexpected value
15
16   logic [4:0] left, current, right;
17
18   assign current = (left + right) / 2; // The current address being looked at (the middle of section)
19
20   always_ff @(posedge clk) begin
21     // If at the first middle (beginning of the search)
22     if (vertex) begin
23       left <= 5'b00000;
24       right <= 5'b11111;
25     end
26
27     // If A was smaller than the data at current address, move the right pointer to 1 less than
28     // the current middle
29     else if (smaller) begin
30       right <= current - 1'b1;
31     end
32
33     // If A was larger than the data at current address, move the left pointer to 1 more than
34     // the current middle
35     else if (larger) begin
36       left <= current + 1'b1;
37     end
38   end
39
40   assign middle = current; // updates the middle pointer to current
41   assign NA = (right < left); // NA if the right value is less than the left (improper values in array)
42 endmodule
43
44 module datapath_testbench();
45   logic clk, reset, smaller, larger, vertex;
46   logic NA;
47   logic [4:0] middle;
48
49   datapath dp (.*);
50
51   //clock setup
52   parameter clock_period = 100;
53
54   initial begin
55     clk <= 0;
56     forever #(clock_period / 2) clk <= ~clk;
57   end
58
59   //initial
60   initial begin
61     reset <= 1;
62     reset <= 0;
63
64     vertex <= 0; larger <= 0; smaller <= 0; @ (posedge clk);
65     vertex <= 1; larger <= 0; smaller <= 0; @ (posedge clk);
66     vertex <= 0; larger <= 0; smaller <= 1; @ (posedge clk);
67     vertex <= 0; larger <= 1; smaller <= 0; @ (posedge clk);
68     vertex <= 0; larger <= 1; smaller <= 1; @ (posedge clk);
69     vertex <= 0; larger <= 1; smaller <= 0; @ (posedge clk);
70     vertex <= 1; larger <= 0; smaller <= 1; @ (posedge clk);
71     vertex <= 0; larger <= 0; smaller <= 1; @ (posedge clk);
72     vertex <= 0; larger <= 0; smaller <= 1; @ (posedge clk);
73     vertex <= 1; larger <= 1; smaller <= 1; @ (posedge clk);
74     vertex <= 0; larger <= 1; smaller <= 0; @ (posedge clk);
75     vertex <= 0; larger <= 0; smaller <= 1; @ (posedge clk);
76     vertex <= 1; larger <= 1; smaller <= 1; @ (posedge clk);
77     vertex <= 0; larger <= 1; smaller <= 0; @ (posedge clk);
78     vertex <= 0; larger <= 0; smaller <= 1; @ (posedge clk);
79     vertex <= 0; larger <= 0; smaller <= 1; @ (posedge clk);
80     vertex <= 0; larger <= 1; smaller <= 0; @ (posedge clk);
81     vertex <= 0; larger <= 1; smaller <= 0; @ (posedge clk);
82     $stop; //end simulation
83   end
84 endmodule
85
86

```

Figure 10 datapath.sv for Task2

```

1 // Nattapon Oonlamom and Kiana Peterson
2 // 02/14/2023
3 // Lab 4: Implementing Algorithms in Hardware (Task2)
4
5 // This is the control module that determines the states. It controls whether
6 // Data is still being compared or is finished.
7
8 // Overall inputs and outputs to the control module listed below:
9 // Inputs: 1-bit clk, 1-bit reset, 1-bit start, 1-bit NA, 5-bit A, 5-bit data_out
10 // Outputs: 1-bit Found, 1-bit smaller, 1-bit larger, 1-bit vertex
11
12 module control(clk, reset, start, A, data_out, Found, smaller, larger, NA, vertex);
13
14     input logic clk, reset;
15     input logic start, NA;
16     input logic [7:0] A, data_out;
17     output logic Found, smaller, larger, vertex;
18
19
20     enum {S0, S1, S2, S3} ps, ns; // present and next state
21
22     // combinational logic
23     always_comb begin
24         case(ps)
25             S0: begin // Begin state
26                 if (start)
27                     ns = S1;
28                 else
29                     ns = S0;
30             end
31             S1: begin // wait state because of delay from memory
32                 if (NA)
33                     ns = S3;
34                 else
35                     ns = S2;
36             end
37             S2: begin // Compares the middle value to the data at the specified address
38                 if (A == data_out)
39                     ns = S3;
40                 else
41                     ns = S1;
42             end
43             S3: begin // If found
44                 if (start)
45                     ns = S3;
46                 else
47                     ns = S0;
48             end
49         endcase
50     end
51
52     assign Found = (ps == S3); // If found the location
53     assign smaller = (ps == S1) && (A < data_out) && (A != data_out); // If need to search lower half
54     assign larger = (ps == S1) && (A > data_out) && (A != data_out); // If need to search the
55     assign vertex = (ps == S0); // If at the original address
56
57     always_ff @(posedge clk) begin
58         if (reset || NA)
59             ps <= S0;
60         else
61             ps <= ns;
62     end
63
64 endmodule
65
66 module control_testbench();
67     logic clk, reset;
68     logic start, NA;
69     logic [7:0] A, data_out;
70     logic Found, smaller, larger, vertex;
71
72     control ctrl (.*(.));
73
74     //clock setup
75     parameter clock_period = 100;
76
77     initial begin
78         clk <= 0;
79         forever #(clock_period / 2) clk <= ~clk;
80     end //initial
81
82     initial begin
83
84         reset<=1;
85         reset<=0; start<=0; NA<=0;
86
87         start<=1; NA<=0; A <= 8'b00000000; data_out<=8'b00000000;
88         start<=0; NA<=0; A <= 8'b00000000; data_out<=8'b00000100;
89         start<=0; NA<=1; A <= 8'b00000000; data_out<=8'b00000000;
90         start<=0; NA<=0; A <= 8'b00000000; data_out<=8'b00000000;
91         start<=1; NA<=0; A <= 8'b00000000; data_out<=8'b00000000;
92         start<=0; NA<=0; A <= 8'b00000001; data_out<=8'b00000000;
93         start<=0; NA<=0; A <= 8'b00000001; data_out<=8'b00000010;
94         start<=0; NA<=0; A <= 8'b00000001; data_out<=8'b00000100;
95         start<=0; NA<=0; A <= 8'b00000001; data_out<=8'b00010000;
96         start<=0; NA<=0; A <= 8'b00000001; data_out<=8'b00000001;
97         start<=1; NA<=0; A <= 8'b00000000; data_out<=8'b00000000;
98         start<=0; NA<=0; A <= 8'b00000010; data_out<=8'b00000000;
99         start<=0; NA<=0; A <= 8'b00000010; data_out<=8'b00000010;
100        start<=0; NA<=0; A <= 8'b00000001; data_out<=8'b00010000;
101        start<=0; NA<=0; A <= 8'b00000001; data_out<=8'b00000001;
102        start<=0; NA<=0; A <= 8'b00000000; data_out<=8'b00000000;
103        start<=1; NA<=0; A <= 8'b00000010; data_out<=8'b00000000;
104        start<=0; NA<=0; A <= 8'b00000010; data_out<=8'b00000010;
105        start<=0; NA<=1; A <= 8'b00000010; data_out<=8'b00010000;
106        start<=0; NA<=0; A <= 8'b00000010; data_out<=8'b00000001;
107        start<=0; NA<=0; A <= 8'b00000010; data_out<=8'b00000000;
108
109        $stop; //end simulation
110    end //initial
111 endmodule
112
113
114
115
116
117
118
119
120
121
122
123

```

Figure 11 control.sv

```

1 // Nattapon Oonlamom and Kiana Peterson
2 // 02/14/2023
3 // Lab 4: Implementing Algorithms in Hardware (Task2)
4
5 // This module shows the logic for 7-segment active low display
6 // Takes in inputs, in and Found, to display numbers corresponding to the input
7 // depending on whether the address was found
8
9 // overall inputs and outputs to the seg7 module listed below:
10 // Inputs: 4-bit in, 1-bit Found
11 // outputs: 7-bit HEX
12
13 module seg7 (in, Found, hex);
14     input logic [3:0] in;
15     input logic Found;
16     output logic [6:0] hex;
17
18
19     always_comb begin
20         // If not found, keep hex blank
21         if (~Found) begin
22             hex = 7'b1111111;
23         end
24         // If the address is found, use the corresponding value to display
25         else begin
26             case(in)
27                 4'b0000: hex = 7'b1000000; // 0
28                 4'b0001: hex = 7'b1111001; // 1
29                 4'b0010: hex = 7'b0100100; // 2
30                 4'b0011: hex = 7'b0110000; // 3
31                 4'b0100: hex = 7'b0011001; // 4
32                 4'b0101: hex = 7'b0010010; // 5
33                 4'b0110: hex = 7'b0000010; // 6
34                 4'b0111: hex = 7'b1111000; // 7
35                 4'b1000: hex = 7'b0000000; // 8
36                 4'b1001: hex = 7'b0010000; // 9
37                 4'b1010: hex = 7'b0001000; // A
38                 4'b1011: hex = 7'b0000011; // B, shows up as b
39                 4'b1100: hex = 7'b1000110; // C
40                 4'b1101: hex = 7'b0100001; // D, shows up as d
41                 4'b1110: hex = 7'b0000110; // E
42                 4'b1111: hex = 7'b0001110; // F
43                 default: hex = 7'b1111111; // blank
44             endcase
45         end
46     end
47 end
48
49 endmodule
50
51 // Testbench for the seg7 module to test all the possible hexcome
52 // to see of the present state and the next state is set up correctly
53 module seg7_testbench();
54
55     // Logic to stimulate
56     logic [3:0] in;
57     logic Found;
58     logic [6:0] hex;
59
60     // Instantiates seg7
61     seg7 dut (in, hex);
62
63     integer i;
64     initial begin
65         for (i = 0; i < 2**4; i++) begin
66             in = i; #10;
67         end
68     end // Initial
69 endmodule

```

Figure 12 seg7.sv



```

1 // megafunction wizard: %RAM: 1-PORT%
2 // GENERATION: STANDARD
3 // VERSION: WM1.0
4 // MODULE: altsyncram
5
6 //=====
7 File Name: my_array.v
8 Megafunction Name(s):
9     altsyncram
10
11 Simulation Library File(s):
12     altera_mf
13 //=====
14 *****
15 THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
16 *****
17 17.0.0 Build 595 04/25/2017 SJ Lite Edition
18 *****
19
20
21 // Copyright (C) 2017 Intel Corporation. All rights reserved.
22 // Your use of Intel Corporation's design tools, logic functions
23 // and other software and tools, and its AMPP partner logic
24 // functions, and any output files from any of the foregoing
25 // (including device programming or simulation files), and any
26 // associated documentation or information are expressly subject
27 // to the terms and conditions of the Intel Program License
28 // Subscription Agreement, the Intel Quartus Prime License Agreement,
29 // the Intel MegaCore Function License Agreement, or other
30 // applicable license agreement, including, without limitation,
31 // that your use is for the sole purpose of programming logic
32 // devices manufactured by Intel and sold by Intel or its
33 // authorized distributors. Please refer to the applicable
34 // agreement for further details.
35
36
37 // synopsys translate_off
38 timescale 1 ps / 1 ps
39 // synopsys translate_on
40 module my_array (
41     address,
42     clock,
43     data,
44     wren,
45     q);
46
47     input [4:0] address;
48     input clock;
49     input [7:0] data;
50     input wren;
51     output [7:0] q;
52     `ifndef ALTERA_RESERVED_QIS
53 // synopsys translate_off
54     `endif
55     `tril clock;
56     `ifndef ALTERA_RESERVED_QIS
57 // synopsys translate_on
58     `endif
59
60     wire [7:0] sub_wire0;
61     wire [7:0] q = sub_wire0[7:0];
62
63     altsyncram altsyncram_component (
64         .address_a (address),
65         .clock0 (clock),
66         .data_a (data),
67         .wren_a (wren),
68         .q_a (sub_wire0),
69         .aclr0 (1'b0),
70         .aclr1 (1'b0),
71         .address_b (1'b1),
72         .addressstall_a (1'b0),
73         .addressstall_b (1'b0),
74         .byteena_a (1'b1),
75         .byteena_b (1'b1),
76         .clock1 (1'b1),
77         .clocken0 (1'b1),
78         .clocken1 (1'b1),
79         .clocken2 (1'b1),
80         .clocken3 (1'b1),
81         .data_b (1'b1),
82         .eccstatus (),
83         .q_b (),
84         .rden_a (1'b1),
85         .rden_b (1'b1),
86         .wren_b (1'b0));
87
88     defparam
89         altsyncram_component.clock_enable_input_a = "BYPASS",
90         altsyncram_component.clock_enable_output_a = "BYPASS",
91         altsyncram_component.init_file = "my_array.mif",
92         altsyncram_component.intended_device_family = "Cyclone V",
93         altsyncram_component.lpm_hint = "ENABLE_RUNTIME_MOD=NO",
94         altsyncram_component.lpm_type = "altsyncram",
95         altsyncram_component.numwords_a = 32,
96         altsyncram_component.operation_mode = "SINGLE_PORT",
97         altsyncram_component.outdata_aclr_a = "NONE",
98         altsyncram_component.outdata_reg_a = "UNREGISTERED",
99         altsyncram_component.power_up_uninitialized = "FALSE",
100         altsyncram_component.ram_block_type = "M10K",
101         altsyncram_component.read_during_write_mode_port_a = "NEW_DATA_NO_NBE_READ",
102         altsyncram_component.widthad_a = 5,
103         altsyncram_component.width_a = 8,
104         altsyncram_component.width_byteena_a = 1;
105
106 endmodule
107
108 //=====
109 // CNX file retrieval info
110 //=====
111 Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
112 Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
113 Retrieval info: PRIVATE: AclrByte NUMERIC "0"
114 Retrieval info: PRIVATE: AclrData NUMERIC "0"
115 Retrieval info: PRIVATE: AclrOutput NUMERIC "0"
116 Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "0"
117 Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
118 Retrieval info: PRIVATE: BlankMemory NUMERIC "0"
119 Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
120 Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
121 Retrieval info: PRIVATE: Clken NUMERIC "0"
122 Retrieval info: PRIVATE: DataBusSeparated NUMERIC "1"
123 Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
124 Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
125 Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
126 Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
127 Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
128 Retrieval info: PRIVATE: JTAG_ID STRING "NONE"

```

Figure 13 my\_array.v



Addr	+0	+1	+2	+3	+4	+5	+6	+7	ASCII
0	1	2	3	4	5	6	7	8	.....
8	9	10	11	12	13	14	15	16	.....
16	17	19	20	21	22	23	24	25	.....
24	26	27	28	29	30	31	32	33	..... !

Figure 14 my\_array.mif