


Procedure

In this lab, the purpose was to review concepts from EE 271. The task was to design an FSM that monitors the activity of cars in a parking lot with a single enter and exit gate. The first step was to brainstorm what is needed in the system and draw a block diagram of the system that represents how the FSMs will be connected.



Figure 1 Block Diagram of the System

The system will be comprised of parkinglot, counter, and display, which will be instantiated in the main module DE1_SoC. The parkinglot is the field of sensors that detects whether cars come in or out. The counter keeps track of the occupancy of the parkinglot, while the display updates the occupancy and presents that data on a HEX display. We implemented the system this way as is the most logical to solve the given problem. After considering how the components will be connected, we determined how each component will work using a state diagram.






Figure 2 parkinglot State Diagram

Results




Figure 3 counter Waveform

The counter module worked as expected according to the waveform as it counts up by one up to 25 as incremented while counts down to 0 as it is decremented.




Figure 4 display Waveform

The display module is working as expected as is display FULL25 when the parkinglot is at its full occupancy with 25 cars, and CLEAR0 when there is zero car occupied. The displayed number on HEX0 is also incremented as occupancy changes.




Figure 5 parkinglot Waveform

The parkinglot is working as expected as it senses if cars enter, exit, or change direction. It also does not count if the person is passed through the center.




Figure 6 clock_divider Waveform

The clock divider functions to delay the clock as expected, so we can see the outputs.




Figure 7 DE1_SoC Waveform

The DE1_SoC module is functioning correctly as it is displaying the correct output from the inputs given on the testbench and aligned with the truth table.

	Compilation Hierarchy Node	Combinational ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
1	DE1_SoC	52 (0)	36 (0)	0	0	77	0	DE1_SoC	DE1_SoC	work
1	clock_divider:cddiv	21 (21)	21 (21)	0	0	0	0	DE1_SoC clock_divider:cddiv	clock_divider	work
2	counter:carCapacity	11 (11)	10 (10)	0	0	0	0	DE1_SoC cou...carCapacity	counter	work
3	display:carCount	14 (14)	0 (0)	0	0	0	0	DE1_SoC display:carCount	display	work
4	parkingLot...ParkingLot	6 (6)	5 (5)	0	0	0	0	DE1_SoC par...heParkingLot	parkingLot	work

Figure 8 Resource Utilization of System

Total System Utilization = $52+36+11+10+14+6+5 = 134$

Demonstration: <https://drive.google.com/file/d/13Jikk0wxOI1IwPM3EYMZgVS55CwNk4a8/view>

Appendix

```

1 // Nattapon Oonlamom and Kiana Peterson
2 // 01/13/23
3 // EE 371
4 // Lab 1: Parkinglot Occupancy
5
6 // This module keep track of how many cars are occupying the lot.
7 // Counter increment by 1 if the car enters
8 // and decrement by 1 if the car exit
9 // with an assumption that the max capacity is 25
10
11 // Overall inputs and outputs for the counter module listed below:
12 // Inputs: 1-bit clk, reset, inc, dec
13 // Outputs: 5 bits out
14 module counter(clk, reset, inc, dec, out);
15   input logic clk, reset, inc, dec;
16   output logic [4:0] out;
17
18   // logic for comb_logic
19   logic [4:0] ps, ns;
20
21   parameter [4:0] zero    = 5'b00000,
22                     one    = 5'b00001,
23                     two    = 5'b00010,
24                     three  = 5'b00011,
25                     four   = 5'b00100,
26                     five   = 5'b00101,
27                     six    = 5'b00110,
28                     seven  = 5'b00111,
29                     eight  = 5'b01000,
30                     nine   = 5'b01001,
31                     ten    = 5'b01010,
32                     eleven = 5'b01011,
33                     twelve = 5'b01100,
34                     thirteen = 5'b01101,
35                     fourteen = 5'b01110,
36                     fifteen = 5'b01111,
37                     sixteen = 5'b10000,
38                     seventeen = 5'b10001,
39                     eighteen = 5'b10010,
40                     nineteen = 5'b10011,
41                     twenty  = 5'b10100,
42                     twentyone = 5'b10101,
43                     twentytwo = 5'b10110,
44                     twentythree = 5'b10111,
45                     twentyfour = 5'b11000,
46                     twentyfive = 5'b11001;
47
48   // combinational logic
49   always_comb begin
50     case(ps)
51       zero: if (inc) ns = one;
52             else ns = zero;
53       one:  if (inc) ns = two;
54             else if (dec) ns = zero;
55       two:  if (inc) ns = three;
56             else if (dec) ns = one;
57       three: if (inc) ns = four;
58              else if (dec) ns = two;
59       four:  if (inc) ns = five;
60              else if (dec) ns = three;
61       five:  if (inc) ns = six;
62              else if (dec) ns = four;
63
64     endcase
65
66     five:  else if (inc) ns = four;
67            else if (dec) ns = five;
68     six:   if (inc) ns = seven;
69            else if (dec) ns = six;
70     seven: if (inc) ns = eight;
71            else if (dec) ns = seven;
72     eight: if (inc) ns = nine;
73            else if (dec) ns = eight;
74     nine:  if (inc) ns = ten;
75            else if (dec) ns = nine;
76     ten:   if (inc) ns = eleven;
77            else if (dec) ns = ten;
78     eleven: if (inc) ns = twelve;
79            else if (dec) ns = eleven;
80     twelve: if (inc) ns = thirteen;
81            else if (dec) ns = twelve;
82     thirteen: if (inc) ns = fourteen;
83              else if (dec) ns = thirteen;
84     fourteen: if (inc) ns = fifteen;
85              else if (dec) ns = fourteen;
86     fifteen: if (inc) ns = sixteen;
87              else if (dec) ns = fifteen;
88     sixteen: if (inc) ns = seventeen;
89              else if (dec) ns = sixteen;
90     seventeen: if (inc) ns = eighteen;
91                else if (dec) ns = seventeen;
92     eighteen: if (inc) ns = nineteen;
93                else if (dec) ns = eighteen;
94     nineteen: if (inc) ns = twenty;
95                else if (dec) ns = nineteen;
96     twenty:   if (inc) ns = twentyone;
97                else if (dec) ns = twenty;
98     twentyone: if (inc) ns = twentytwo;
99                else if (dec) ns = twentyone;
100    twentytwo: if (inc) ns = twentythree;
101               else if (dec) ns = twentytwo;
102    twentythree: if (inc) ns = twentyfour;
103                 else if (dec) ns = twentythree;
104    twentyfour: if (inc) ns = twentyfive;
105                 else if (dec) ns = twentyfour;
106    twentyfive: if (dec) ns = twentyfive;
107
108   endcase
109   end
110
111   // sequential logics
112   always_ff @(posedge clk) begin
113     if(reset) begin
114       ps <= zero;
115     end
116     else begin
117       out <= ps;
118       ps <= ns;
119     end
120   end
121 endmodule
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143

```

Figure 9 counter Module

```

1 // Nattapon Oonlamom and Kiana Peterson
2 // 01/13/23
3 // EE 371
4 // Lab 1: Parkinglot Occupancy
5
6 // This module show how many cars are occupying the lot
7 // Display full when max capacity reach and clear when non occupied
8
9 // Overall inputs and outputs for the counter module listed below:
10 // Inputs: 1-bit clk, 5bit count
11 // Outputs: 6 7-bit HEXs display
12 module display(clk, count, HEX5, HEX4, HEX3, HEX2, HEX1, HEX0);
13     input logic clk;
14     input logic [4:0] count;
15     output logic [6:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
16
17     // 6543210
18     parameter [6:0] zero = 7'b1000000,
19         one = 7'b1111001,
20         two = 7'b0100100,
21         three = 7'b0110000,
22         four = 7'b0011001,
23         five = 7'b0010010,
24         six = 7'b0000010,
25         seven = 7'b1111000,
26         eight = 7'b0000000,
27         nine = 7'b0010000,
28         F = 7'b0001110,
29         U = 7'b1000001,
30         L = 7'b1000111,
31         E = 7'b0000110,
32         C = 7'b1000110,
33         A = 7'b0001000,
34         r = 7'b1001110,
35         b1k = 7'b1111111;
36
37 // combination logic for HEXs
38 always_comb begin
39     case(count)
40         0: begin HEX5 = C; HEX4 = L; HEX3 = E; HEX2 = A; HEX1 = r; HEX0 = zero; end
41         1: begin HEX5 = b1k; HEX4 = b1k; HEX3 = b1k; HEX2 = b1k; HEX1 = b1k; HEX0 = one; end
42         2: begin HEX5 = b1k; HEX4 = b1k; HEX3 = b1k; HEX2 = b1k; HEX1 = b1k; HEX0 = two; end
43         3: begin HEX5 = b1k; HEX4 = b1k; HEX3 = b1k; HEX2 = b1k; HEX1 = b1k; HEX0 = three; end
44         4: begin HEX5 = b1k; HEX4 = b1k; HEX3 = b1k; HEX2 = b1k; HEX1 = b1k; HEX0 = four; end
45         5: begin HEX5 = b1k; HEX4 = b1k; HEX3 = b1k; HEX2 = b1k; HEX1 = b1k; HEX0 = five; end
46         6: begin HEX5 = b1k; HEX4 = b1k; HEX3 = b1k; HEX2 = b1k; HEX1 = b1k; HEX0 = six; end
47         7: begin HEX5 = b1k; HEX4 = b1k; HEX3 = b1k; HEX2 = b1k; HEX1 = b1k; HEX0 = seven; end
48         8: begin HEX5 = b1k; HEX4 = b1k; HEX3 = b1k; HEX2 = b1k; HEX1 = b1k; HEX0 = eight; end
49         9: begin HEX5 = b1k; HEX4 = b1k; HEX3 = b1k; HEX2 = b1k; HEX1 = b1k; HEX0 = nine; end
50         10: begin HEX5 = b1k; HEX4 = b1k; HEX3 = b1k; HEX2 = b1k; HEX1 = one; HEX0 = zero; end
51         11: begin HEX5 = b1k; HEX4 = b1k; HEX3 = b1k; HEX2 = b1k; HEX1 = one; HEX0 = one; end
52         12: begin HEX5 = b1k; HEX4 = b1k; HEX3 = b1k; HEX2 = b1k; HEX1 = one; HEX0 = two; end
53         13: begin HEX5 = b1k; HEX4 = b1k; HEX3 = b1k; HEX2 = b1k; HEX1 = one; HEX0 = three; end
54         14: begin HEX5 = b1k; HEX4 = b1k; HEX3 = b1k; HEX2 = b1k; HEX1 = one; HEX0 = four; end
55         15: begin HEX5 = b1k; HEX4 = b1k; HEX3 = b1k; HEX2 = b1k; HEX1 = one; HEX0 = five; end
56         16: begin HEX5 = b1k; HEX4 = b1k; HEX3 = b1k; HEX2 = b1k; HEX1 = one; HEX0 = six; end
57         17: begin HEX5 = b1k; HEX4 = b1k; HEX3 = b1k; HEX2 = b1k; HEX1 = one; HEX0 = seven; end
58         18: begin HEX5 = b1k; HEX4 = b1k; HEX3 = b1k; HEX2 = b1k; HEX1 = one; HEX0 = eight; end
59         19: begin HEX5 = b1k; HEX4 = b1k; HEX3 = b1k; HEX2 = b1k; HEX1 = one; HEX0 = nine; end
60         20: begin HEX5 = b1k; HEX4 = b1k; HEX3 = b1k; HEX2 = b1k; HEX1 = two; HEX0 = zero; end
61         21: begin HEX5 = b1k; HEX4 = b1k; HEX3 = b1k; HEX2 = b1k; HEX1 = two; HEX0 = one; end
62         22: begin HEX5 = b1k; HEX4 = b1k; HEX3 = b1k; HEX2 = b1k; HEX1 = two; HEX0 = two; end
63         23: begin HEX5 = b1k; HEX4 = b1k; HEX3 = b1k; HEX2 = b1k; HEX1 = two; HEX0 = three; end
64         24: begin HEX5 = b1k; HEX4 = b1k; HEX3 = b1k; HEX2 = b1k; HEX1 = two; HEX0 = four; end
65         25: begin HEX5 = F; HEX4 = U; HEX3 = L; HEX2 = L; HEX1 = two; HEX0 = five; end
66         default: begin HEX5 = 7'bx; HEX4 = 7'bx; HEX3 = 7'bx; HEX2 = 7'bx; HEX1 = 7'bx; HEX0 = 7'bx; end
67     endcase
68 end
69 endmodule
70

```

Figure 10 display Module

```

1 // Nattapon Oonlamom and Kiana Peterson
2 // 01/13/23
3 // EE 371
4 // Lab 1: parkinglot occupancy
5
6 // This module takes in a clock, reset, and an input (w) and creates a
7 // Finite State Machine that determines whether a player just pressed their button
8 // keep track of how many cars are occupying the lot
9
10 // Inputs:
11 // clk: clock input
12 // reset: Sets the current state to a specified reset state
13 // a, b: two parking lot sensors tracking movement
14 // Outputs:
15 // enter: whether a car entered
16 // exit: whether a car exited
17 module parkinglot(clk, reset, a, b, enter, exit);
18 input logic clk, reset, a, b;
19 output logic enter, exit;
20
21 logic entering;
22
23 enum {A, B, C, D} present, next; // Creates a present state and next state for the cases A and B
24
25 // Goes through all possible cases of the FSM
26 always_comb begin
27     case(present)
28     A: begin
29         if (a & ~b) begin
30             next = B;
31         end
32         else if (~a & b) begin
33             next = B;
34         end
35         else begin
36             next = A;
37         end
38     end
39     B: begin
40         if (~a & ~b) begin
41             next = A;
42         end
43         else if (a & b) begin
44             next = C;
45         end
46         else if (a & ~b) begin
47             if (entering) begin
48                 next = B;
49             end
50             else begin
51                 next = A;
52             end
53         end
54     end
55     C: begin
56         if (a & ~b) begin
57             if (entering) begin
58                 next = B;
59             end
60             else begin
61                 next = D;
62             end
63         end
64         else if (~a & b) begin
65             if (entering) begin
66                 next = D;
67             end
68             else begin
69                 next = B;
70             end
71         end
72         else if (a & b) begin
73             next = C;
74         end
75         else begin
76             next = A;
77         end
78     end
79     D: begin
80         if (a & b) begin
81             next = C;
82         end
83         else if (~a & ~b) begin
84             next = A;
85         end
86         else begin
87             next = D;
88         end
89     end
90 endcase
91
92 // sequential logic
93 // Determines when the changes will happen on the clock
94 // Positive edge triggered
95 always_ff @(posedge clk) begin
96     // Makes A the reset state
97     if (reset) begin
98         present <= A;
99         enter <= 0;
100         exit <= 0;
101         entering <= 0;
102     end
103
104     // If no reset, the "present" state becomes the "next" state
105     else begin
106         if (present == A) begin
107             if (a && ~b) begin
108                 entering <= 1;
109             end
110             else if (~a && b) begin
111                 entering <= 0;
112             end
113         end
114         else if (present == D) begin
115             if (~a && ~b) begin
116                 if (entering == 1) begin
117                     enter <= 1;
118                     exit <= 0;
119                 end
120             end
121             else begin
122                 exit <= 1;
123                 enter <= 0;
124             end
125         end
126         else if (present == B) begin
127             if (enter == 1 || exit == 1) begin
128                 enter <= 0;
129                 exit <= 0;
130                 entering <= 0;
131             end
132             present <= next;
133         end
134     end
135 end
136 endmodule

```

Figure 11 parkinglot Module

```

1 // Nattapon Oonlmaom and Kiana Peterson
2 // 01/13/2023
3 // EE 371
4 // Lab 1, Parking Lot Occupancy Counter
5
6 // This is a top level module for the parkinglot monitor when cars enter and exit through the gate,
7 // the numbers of cars occupying the parkinglot will be incremented or decremented accordingly and
8 // displayed on the board
9
10 // Overall inputs and outputs for the DE1_SoC module listed below:
11 // Inputs: 1-bit CLOCK_50,
12 // Outputs: 6 7-bit HEXs display
13 // Inout: GPIO (using breadboard)
14 module DE1_SoC(CLOCK_50, HEX5, HEX4, HEX3, HEX2, HEX1, HEX0, GPIO_0);
15     input logic CLOCK_50;
16     output logic [6:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
17
18     // logic to connect instantiations
19     logic enter;
20     logic exit;
21     logic a, b;
22     logic [4:0] capacity;
23
24     // logic inout, setting GPIO on breadboard
25     inout logic [33:0] GPIO_0;
26     assign reset = GPIO_0[9];
27     assign GPIO_0[26] = GPIO_0[5];
28     assign GPIO_0[27] = GPIO_0[7];
29
30     logic [31:0] clk;
31     parameter whichClock = 20;
32
33     // instantiates clock_divider to slow down clock
34     clock_divider cdiv (.clock(CLOCK_50), .divided_clocks(clk));
35
36     // instantiates parkingLot to track cars entering or exiting the lot with sensors
37     parkingLot theParkingLot (.clk(clk[whichClock]), .reset(reset), .a(GPIO_0[5]), .b(GPIO_0[7]), .enter(enter), .exit(exit));
38
39     // instantiates counter to keep track of how many cars are occupying the lot
40     counter carCapacity (.clk(clk[whichClock]), .reset(reset), .inc(enter), .dec(exit), .out(capacity));
41
42     // instantiate display to show how many cars are occupying the lot
43     display carCount (.clk(clk[whichClock]), .count(capacity), .HEX5(HEX5), .HEX4(HEX4), .HEX3(HEX3), .HEX2(HEX2), .HEX1(HEX1), .HEX0(HEX0));
44
45 endmodule

```

Figure 12 DE1_SoC Module