Kiana Peterson and Nattapon Oonlmaom EE 371 January 13, 2023 Lab 1 Report


Procedure

In this lab, the purpose was to review concepts from EE 271. The task was to design an FSM that monitors the activity of cars in a parking lot with a single enter and exit gate. The first step was to brainstorm what is needed in the system and draw a block diagram of the system that represents how the FSMs will be connected.



Figure 1 Block Diagram of the System

The system will be comprised of parkinglot, counter, and display, which will be instantiated in the main module DE1_SoC. The parkinglot is the field of sensors that detects whether cars come in or out. The counter keeps track of the occupancy of the parkinglot, while the display updates the occupancy and presents that data on a HEX display. We implemented the system this way as is the most logical to solve the given problem. After considering how the components will be connected, we determined how each component will work using a state diagram.






Figure 2 parkinglot State Diagram

Results




Figure 3 counter Waveform

The counter module worked as expected according to the waveform as it counts up by one up to 25 as incremented while counts down to 0 as it is decremented.




Figure 4 display Waveform

The display module is working as expected as is display FULL25 when the parkinglot is at its full occupancy with 25 cars, and CLEAR0 when there is zero car occupied. The displayed number on HEX0 is also incremented as occupancy changes.




Figure 5 parkinglot Waveform

The parkinglot is working as expected as it senses if cars enter, exit, or change direction. It also does not count if the person is passed through the center.




Figure 6 clock_divider Waveform

The clock divider functions to delay the clock as expected, so we can see the outputs.




Figure 7 DE1 SoC Waveform

The DE1_SoC module is functioning correctly as it is displaying the correct output from the inputs given on the testbench and aligned with the truth table.

	Compilation Hierarchy Node	Combinational ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins	Virtual Pins	Full Hierarchy Name	Entity Name	Library Name
1	✓ DE1_SoC	52 (0)	36 (0)	0	0	77	0	DE1_SoC	DE1_SoC	work
	clock_divider.cdiv	21 (21)	21 (21)	0	0	0	0	DE1_SoC clock_divider:cdiv	clock_divider	work
	counter:carCapacity	11 (11)	10 (10)	0	0	0	0	DE1_SoC cou:carCapacity	counter	work
;	display:carCount	14 (14)	O (O)	0	0	0	0	DE1_SoC display:carCount	display	work
ı	parkingLotParkingLot	6 (6)	5 (5)	0	0	0	0	DE1_SoC parheParkingLot	parkingLot	work

Figure 8 Resource Utilization of System

Total System Utilization = 52+36+11+10+14+6+5 = 134

Demonstration: https://drive.google.com/file/d/13Jikk0wx0I1IwPM3EYMZgVS55CwNk4a8/view

Appendix

```
Nattapon Conlamom and Kiana Peterson
01/13/23
EE 371
Lab 1: Parkinglot Occupacy
                                                                                                                                     This module keep track of how many cars are occupying the lot. Counter increment by 1 if the car enters and decrement by 1 if the car exit with an assumption that the max capacity is 25
                          901123456789011234567890112334567890412344564789015234565555555566666665
                                                                                                                           Overall inputs and outputs for the counter module listed below: Inputs: 1-bit clk, reset, inc, dec double counter (clk, reset, inc, dec, out); input logic clk, reset, inc, dec; output logic [4:0] output 
                                                                                                                                  // logic for comb_logic logic [4:0] ps, ns;
                                                                                                                                                                                                                                                                                                                                   parameter [4:0]
                                                                                                                                  // combinational logic
always_comb begin
case(ps)
zero: if
                                                                                                                                                                                                                                                                                                                                      if (inc)
else
if (inc)
else if (dec)
else
if (dec)
else
if (dec)
else
if (inc)
else if (dec)
else
if (inc)
                                                                                                                                                                                                    two:
                                                                                                                                                                                                    three:
                                                                                                                                                                                                                                                                                                                                             if (inc)
else if (dec)
else
                                                                                                                                                                                                    four:
                                                                                                                                                                                                                                                                                                                                                                                                                                       (inc)
                                                                                                                                                                                                    five:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ns = four:

ss = six;

ss = four;

ss = four;

ss = four;

ss = five;

ss = six;

ss = s
                          else
if
else if (inc)
else if (dec)
                                                                                                                                                                                                                            five:
                                                                                                                                                                                                                            six:
                                                                                                                                                                                                                            eight:
                                                                                                                                                                                                                            nine:
                                                                                                                                                                                                                            ten:
                                                                                                                                                                                                                            eleven:
                                                                                                                                                                                                                            twelve:
                                                                                                                                                                                                                            thirteen:
                                                                                                                                                                                                                            fourteen:
                                                                                                                                                                                                                            fifteen:
                                                                                                                                                                                                                               eighteen:
                                                                                                                                                                                                                            nineteen:
                                                                                                                                                                                                                            twenty:
                                                                                                                                                                                                                               twentyone:
                                                                                                                                                                                                        wentytwo: if (dec) else twentyfive: if (dec) else dcase
                                                                                                                                               // sequential logics
always_ff @(posedge clk) begin
if(reset) begin
    ps <= zero;
end
else begin
    out <= ps;
end
end
end</pre>
129
130
131
132
133
134
135
136
137
138
140
141
142
143
                                                                                                          endmodule
```

Figure 9 counter Module

Figure 10 display Module

```
Nattapon Oonlamom and Kiana Peterson 01/13/23
EE 371
Lab 1: Parkinglot Occupacy
             This module takes in a clock, reset, and an input (w) and creates a Finite State Machine that determines whether a player just pressed their button keep track of how many cars are occupying the lot
                                                         enum \; \{A,\; B,\; C,\; D\} \; present,\; next; \; // \; Creates \; a \; present \; state \; and \; next \; state \; for \; the \; cases \; A \; and \; B \; 
                                                      // Goes through all possible cases of the FSM
always_comb begin
case(present)
                                                                               A: begin
if (a & ~b) begin
next = B;
                                                                              next = B;
end
else if (-a & b) begin
next = B;
end
else begin
next = A;
end
end
                                                                            B: begin
                                                                                           else if (a & b) begin
next = C;
end
                                                                                         else begin
next = A;
end
end
    else begin
if (entering) begin
next = A;
end
                                                                                  end

C: begin
if (a & -b) begin
if (antering) begin
next = 0;
end

else begin
next = 0;
end
end
                                                                                  else if (a & b) begin
end else begin
else begin
end else de de
end end
                                                                                     D: begin
if (a & b) begin
next = C;
end
                                                  end else begin next = D; end end endcase end
                                            // sequential logic
// sequential logic
characteristics when the changes will happen on the clock
always_ff e(posedge clk) begin
// Makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset stat
// If no reset, the "present" state becomes the "next" state else begin if (present == A) begin if (a && ~b) begin entering <= 1; end else if (~a && b) begin entering <= 0; entering <= 0;
                                                                      end
end else if (present = D) begin
if (-a && -b) begin
if (-a && -b) begin
exit (-0;
end
else begin
exit (-0;
end
end end
end
                                                                         end
if (entr == 1 || exit == 1) begin
enter <= 0;
exit <= 0;
entering <= 0;
                                                                     entering <= 0
end
present <= next;
```

Figure 11 parkinglot Module

Figure 12 DE1 SoC Module