Kiana Peterson and Nattapon Oonlmaom EE 371 March 13, 2023 Lab 6 Report

Procedure

In this lab, the purpose was to reintroduce the parking lot occupancy from lab 1, but instead of using simple breadboard components, an actual, 3D parking lot, will be simulated while also integrating the concepts learned throughout the quarter.

Task #1: Parking Lot Breadboard (Graded by Completion, so no simulation needed)

The task was to take an FSM that monitors the activity of cars in a parking lot with a single entry and exit gate, implemented for lab 1, and demonstrate the functionality onto the new breadboard remote lab interface by changing GPIO_0 reference to V_GPIO in the top-level module of every line of code that contained GPIO_0, as well as wire it to different GPIO pin numbers. The more specific modifications are also documented in the code and can be seen below:

```
module DEL_SOC(CLOCK_50, SW, KEY, HEX5, HEX4, HEX3, HEX2, HEX1, HEX0, LEDR, V_GPIO);

input logic CLOCK_50;
input logic [9:0] SW;
input logic [3:0] KEY;
output logic [3:0] KEY;
output logic [9:0] LEDR;

logic enter;
logic enter;
logic exter;
logic exter;
logic [4:0] capacity;

// Pinouts changed from GPIO_0 to V_GPIO. The pinouts are as follows:
Inputs:
In
```

Figure 1 Specific Changes Made in the Code for Task1

Task #2: Parking Lot 3D Simulation

This task was to implement the parking lot mechanism with an additional function into the 3D parking lot simulation provided by LabsLand. The parking lot has a single entry and exit with a maximum occupancy of three cars. One car can enter the parking lot, and one car can leave the parking lot at a time accordingly to the user controls. When fully occupied, The entering car will wait at the entrance/exit gate until the gate opens. When the lot is full, led shows red and green otherwise. Similarly, when the space is occupied, the ledr of the space shows red and green otherwise. Further, the occupancy of the parking lot will be displayed on HEX3-0 and "full" will be indicated when the maximum is reached. The additional function includes rush hour, where this parking lot is for a restaurant that has an eight-hour work day, wherein Pressing KEY[0] will increment the work day by an hour which will be displayed on HEX5. At the end of rush, the start and end of rush hour (when 3 cars occupied the lot and when the last car left) will be displayed on HEX4-3 while HEX2-1 cycle through the RAM storing memory of how many cars enter the parking lot according to the hour. The rough draft block diagram for this task can be seen below:




Figure 2.1 Block diagram of Task2

After struggling with many attempts in debugging, we implemented the system this way as is the most logical to solve the given problem. After considering how the components will be connected, we determined how each component will work using a state diagram. The ASMD and FSM of the system are shown below:




Figure 2.2 Rush Hour ASMD




Figure 2.3 Rush Hour FSM

Results

Task #1: (Graded by Completion, so no simulation needed)

Task #2:




Figure 3.1 addresses Waveform

The addresses module worked as expected according to the waveform as it counts up by one up to 7 for the write address with the write enable as 1. When wraddress equals 7, rdaddress increments up to 7 and back down to 0 while write enable is 0.



Figure 3.2 carCount Waveform

The carCount module worked as expected in the demo as it counts up by one up to 3 as incremented while counts down to 0 as it is decremented. It also gives the amount of cars that entered during the day. We changed variable names due to a lot of similar names and our testbench seems to have an issue with displaying the values




Figure 3.3 hourCounter Waveform

The hourCounter module worked as expected according to the waveform as it counts up by one up to 7 as incremented while counts down to 0 as it is decremented. It also gives the hex values for each hour

Figure 3.2 display Waveform

The display module is working as expected as it displays FULL25 when the parking lot is at its full occupancy with 25 cars, and CLEAR0 when there is zero car occupied. The displayed number on HEX0 is also incremented as occupancy changes.




Figure 3.3 seg7.sv module Waveform

The seg7 module functions correctly as expected. The HEX display shows numbers correctly according to their assigned binary.




Figure 3.3 metastability.sv module Waveform

The metastability module works as intended. It takes in an input, set the output to 0 when reset, and return output delay by a clock cycle.




Figure 3.4 clock_divider.sv module Waveform

The clock divider works as expected. It is slowing down the clock by dividing as named.

Figure 3.6 Resource Utilization of System

Total System Utilization =

Demonstration

Task #1: https://drive.google.com/file/d/14CbpZrPm4tZtAvTBbPAL9xKwR4BgR13F/view?usp=sharing

Task #2:

Appendix

Task#1:

Figure 4 display Module

```
Nattapon Oonlamom and Kiana Peterson 01/13/23
EE 371
Lab 1: Parkinglot Occupacy
              This module takes in a clock, reset, and an input (w) and creates a Finite State Machine that determines whether a player just pressed their button keep track of how many cars are occupying the lot
                                                    / Keep track or now ment, c./
Inputs:

(nk: clock input
reset: Sets the current state to a specified reset state
/ a, b: two parking lot sensors tracking movement
/ outputs:
/ outputs:
/ whether a car entered
/ enter: whether a car entered
/ outputs:
/ input logic clk, reset, a, b, enter, exit);
/ output logic clk, reset, a, b,
/ output logic enter, exit;
                                                            enum \ \{A,\ B,\ C,\ D\} \ present,\ next;\ //\ Creates\ a\ present\ state\ and\ next\ state\ for\ the\ cases\ A\ and\ B
                                                           // Goes through all possible cases of the FSM
always_comb begin
case(present)
                                                                                      A: begin
if (a & ~b) begin
next = B;
                                                                                    next = B;
end
else if (-a & b) begin
next = B;
end
else begin
next = A;
end
end
                                                                                 B: begin
                                                                                                   else if (a & b) begin
next = C;
end
                                                                                                 else begin
next = A;
end
end
    else begin
if (entering) begin
next = A;
end
                                                                                         end

C: begin
if (a & -b) begin
if (antering) begin
next = 0;
end

else begin
next = 0;
end
end
                                                                                        else if (a & b) begin
next = C;
ende begin
else begin
next = A;
end
                                                                                            D: begin
if (a & b) begin
next = C;
end
                                                      end else begin next = D; end end endcase end
                                                // sequential logic
// sequential logic
characteristics when the changes will happen on the clock
always_ff e(posedge clk) begin
// Makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset state
if (reset) begin
// makes A the reset stat
// If no reset, the "present" state becomes the "next" state else begin if (present == A) begin if (a && ~b) begin entering <= 1; end else if (~a && b) begin entering <= 0; entering <= 0;
                                                                            end
end else if (present = D) begin
if (-a && -b) begin
if (-a && -b) begin
exit (-0;
end
else begin
exit (-0;
end
end end
end
                                                                                end
if (entr == 1 || exit == 1) begin
enter <= 0;
exit <= 0;
entering <= 0;
                                                                           entering <= 0
end
present <= next;
```

Figure 5 parkinglot Module

Figure 6 DE1 SoC Module (Task1)

```
else if (inc) else if (dec) el
                           five:
                                                                                                                                                                                                                 six:
                                                                                                                                                                                                              seven:
                                                                                                                                                                                                                 eight:
                                                                                                                                                                                                              nine:
                                                                                                                                                                                                                 eleven:
                                                                                                                                                                                                                 twelve:
                                                                                                                                                                                                              thirteen:
                                                                                                                                                                                                              fourteen:
                                                                                                                                                                                                              fifteen:
                                                                                                                                                                                                              sixteen:
                                                                                                                                                                                                              seventeen:
                                                                                                                                                                                                                 eighteen:
                                                                                                                                                                                                                 twentytwo:
                                                                                                                                                                                                              else
twentythree:if
else if
else dcase
                                                                                                                                                                                                                                                                                                                                                                                                                                                   (inc)
(dec)
                                                                                                                                                                                                                                                                                                                                                                                                                                                   (inc)
(dec)
                                                                                                                                                                                                                                                                                                                                                                                                                                                      (dec)
                                                                                                                                    // sequential logics
always_ff @(posedge clk) begin
if(reset) begin
if(reset) begin
ends <= zero;
end se begin
out <= ps;
ps <= ns;
end
end</pre>
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
                                                                                                     endmodule
```

Figure 7 counter Module

Task#2:

Figure 8