#### Performance BIG Picture


• Time is the only complete and reliable measure of performance (response time & throughput)

$$\begin{array}{c} \text{CPU Time} = & \frac{\text{Instructions}}{\text{Program}} \times & \frac{\text{Clock cycles}}{\text{Instruction}} \times & \frac{\text{Seconds}}{\text{Clock cycle}} \end{array} \\ \end{array}$$


- Performance depends on
  - Algorithm: affects IC, possibly CPI
  - Programming language: affects IC, CPI
  - Compiler: affects IC, CPI
  - Instruction set architecture: affects IC, CPI, T<sub>c</sub>

# Power Performance

#### **Power Trends**



- In CMOS IC technology
  - Complementary Metal Oxide Semiconductor (CMOS)



# Multiprocessors

- Multicore microprocessors
  - More than one processor per chip
  - Improves the system throughput
- Reaping the benefits of multiple cores requires explicitly parallel programming
- Why parallel programming is hard to do?
  - Load balancing
  - Optimizing communication and synchronization

# MIPS Instruction Set Architecture

# **Objectives**

Identify key instruction types Identify Understand machine language **Understand** execution Determine instruction elements **Determine** 

#### **Instruction Set**

- The repertoire of instructions of a computer
- Different instruction sets perform similar functions
  - Arithmetic & logical operations
  - Memory and port transfers
  - Flow control

High-level language program (in C)

Compiler

{int temp:

Assembly language program (for MIPS)

swap:


muli \$2, \$5,4
add \$2, \$4,\$2
lw \$15, 0(\$2)
lw \$16, 4(\$2)
sw \$16, 0(\$2)
sw \$15, 4(\$2)
ir \$31

swap(int v[], int k)

 $v\lceil k \rceil = v\lceil k+1 \rceil$ :


v[k+1] = temp;

temp = v[k]:



Binary machine language program (for MIPS) 

### **Machine Language Execution**



 We will use Stanford MIPS commercialized by MIPS Technologies (<u>www.mips.com</u>)

# MIPS Registers

Name Register number		r Usage		
\$zero	0	The constant value 0		
\$v0-\$v1	2–3	Values for results and expression evaluation		
\$a0 <b>-</b> \$a3	4–7	Arguments		
\$t0-\$t7	8–15	Temporaries		
\$s0 <b>-</b> \$s7	16–23	Saved		
\$t8-\$t9	24–25	More temporaries		
\$gp	28	Global pointer		
\$sp	29	Stack pointer		
\$fp	30	Frame pointer		
\$ra	31	Return address		

32 × *32-bit* register file

Registers are used for frequently accessed data

Assembler notation \$a0 → \$4

32-bit data → "word" Default MIPS data unit

# MIPS Instruction Set: An Overview

Category	Instruction	Example	Meaning	Comments
Arithmetic	add	add \$s1,\$s2,\$s3	\$s1 = \$s2 + \$s3	Three register operands
	subtract	sub \$s1,\$s2,\$s3	\$s1 = \$s2 - \$s3	Three register operands
	add immediate	addi \$s1,\$s2,20	\$s1 = \$s2 + 20	Used to add constants
Data transfer	load word	lw \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Word from memory to register
	store word	sw \$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Word from register to memory
	load half	1h \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Halfword memory to register
	load half unsigned	1hu \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Halfword memory to register
	store half	sh \$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Halfword register to memory
	load byte	1b \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Byte from memory to register
	load byte unsigned	1bu \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Byte from memory to register
	store byte	sb \$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Byte from register to memory
	load linked word	11 \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Load word as 1st half of atomic swap
	store condition, word	sc \$s1,20(\$s2)	Memory[\$s2+20]=\$s1;\$s1=0 or 1	Store word as 2nd half of atomic swap
	load upper immed.	lui \$s1,20	\$s1 = 20 * 2 <sup>16</sup>	Loads constant in upper 16 bits
	and	and \$s1,\$s2,\$s3	\$s1 = \$s2 & \$s3	Three reg. operands; bit-by-bit AND
	or	or \$s1,\$s2,\$s3	\$s1 = \$s2   \$s3	Three reg. operands; bit-by-bit OR
	nor	nor \$s1,\$s2,\$s3	\$s1 = ~ (\$s2   \$s3)	Three reg. operands; bit-by-bit NOR
Logical	and immediate	andi \$s1,\$s2,20	\$s1 = \$s2 & 20	Bit-by-bit AND reg with constant
	or immediate	ori \$s1,\$s2,20	\$s1 = \$s2   20	Bit-by-bit OR reg with constant
	shift left logical	s11 \$s1,\$s2,10	\$s1 = \$s2 << 10	Shift left by constant
	shift right logical	srl \$s1,\$s2,10	\$s1 = \$s2 >> 10	Shift right by constant
Conditional branch	branch on equal	beq \$s1,\$s2.25	if (\$s1 == \$s2) go to PC + 4 + 100	Equal test; PC-relative branch
	branch on not equal	bne \$s1,\$s2,25	if (\$s1!= \$s2) go to PC + 4 + 100	Not equal test; PC-relative
	set on less than	slt \$s1,\$s2,\$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than; for beq, bne
	set on less than unsigned	sltu \$s1,\$s2,\$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than unsigned
	set less than immediate	slti \$s1.\$s2.20	if (\$s2 < 20) \$s1 = 1; else \$s1 = 0	Compare less than constant
	set less than immediate unsigned	sltiu \$s1,\$s2,20	if (\$s2 < 20) \$s1 = 1; else \$s1 = 0	Compare less than constant unsigned
Unconditional- jump	jump	j 2500	go to 10000	Jump to target address
	jump register	jr \$ra	go to \$ra	For switch, procedure return
	jump and link	jal 2500	\$ra = PC + 4; go to 10000	For procedure call

# **MIPS Instructions**

Arithmetic Operations MIPS operands

# **MIPS Arithmetic Operations**


- Add and subtract, exactly three operands
  - Two sources and one destination

$$a = b + c$$

add 
$$$t0, $S1 $S2 # t0 = S1 + S2$$


Arithmetic instructions **ONLY** use register operands

### **MIPS R-format Instructions**



- Fields for Register instruction format
  - op: operation code (opcode)
  - rs: first source register number
  - rt: second source register number
  - rd: destination register number
  - shamt: shift amount (00000 for now)
  - funct: function code (extends opcode)

# **R-format Example**



add \$t0, \$s1, \$s2

special	\$s1	\$s2	\$tO	0	add	
0	17	18	8	0	32	<b>→</b> Decimal
000000	10001	10010	01000	00000	100000	Binary

 $00000100011001001001000000100000_2 = 02324020_{16}$ 

### **Register Operand Example**

• C code:

```
f = (g + h) - (i + j);

• ASSUME f, ..., j in $s0, ..., $s4
```

Compiled MIPS code:

```
add $t0, $s1, $s2  # t0 = g+h
add $t1, $s3, $s4  # t1 = i+j
sub $s0, $t0, $t1  # s0 = t0 - t1
```

# **MIPS Design Principals**

- · Design Principle 1: Smaller is faster
  - Desire to maintain fast clock cycle time
  - Number of registers, Instruction size, ...

- Design Principle 2: Simplicity favors regularity
  - Regularity makes implementation simpler
  - Simplicity enables higher performance at lower cost