



74HC595









SN54HC165, SN74HC165 8-BIT PARALLEL-LOAD SHIFT REGISTERS

SCLS116E - DECEMBER 1982 - REVISED SEPTEMBER 2003

description/ordering information (continued)


Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/\overline{LD} is held high and CLK INH is held low. The functions of CLK and CLK INH are interchangeable. Since a low CLK and a low-to-high transition of CLK INH also accomplish clocking, CLK INH should be changed to the high level only while CLK is high. Parallel loading is inhibited when SH/\overline{LD} is held high. While SH/\overline{LD} is low, the parallel inputs to the register are enabled independently of the levels of the CLK, CLK INH, or serial (SER) inputs.

FUNCTION TABLE

INPUTS			Mark Control
SH/LD	CLK	CLK INH	FUNCTION
L	Х	X	Parallel load
H	Н	X	No change
H	X	Н	No change
H	L	1	Shift [†]
н	1	L	Shift

† Shift = content of each internal register shifts toward serial output Q_H. Data at SER is shifted into the first register.

logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, N, NS, PW, and W packages.