
## Reconfigurable Self-Timed Dataflow Accelerator


Danil Sokolov (danil.sokolov@ncl.ac.uk), Alessandro de Gennaro, Andrey Mokhov µSystems Group, School of Engineering, Newcastle University, UK

## Overview


- Presented in D.Sokolov et al: "Reconfigurable Asynchronous Pipelines: from Formal Models to Silicon", DATE'18.
- Pipelining is a widely used approach to the design of high-throughput computation systems.
- Dynamic reconfiguration of dataflow pipelines enables different handling of different data items.
- Asynchronous pipelines exhibit average case performance as opposed to worst case in synchronous pipelines.
- Reconfigurable asynchronous pipelines need a formal behavioural model and design automation support.
- We propose Dataflow Structures (DFS) for modelling asynchronous pipelines, present Workcraft design automation for DFS, and demonstrate the overall design methodology by implementing ASIC accelerator for Ordinal Pattern Encoding (OPE).



## Design of Static and Reconfigurable OPE Pipelines




N-stage OPE pipeline




Static pipeline stage

N-stage OPE pipeline ranks the last N items in an incoming data stream. Its stages can be implemented either in static or reconfigurable style.



Reconfigurable pipeline stage



Formal verification and performance analysis of DFS in Workcraft

0.44

Time [s]

Resilience to voltage variation

## **OPE Chip Implementation and Measurements** count in 2mm Supply voltage [V] Consumed energy Computation time **LFSR** --- reconfigurable reconfigurable ----static —— **→** static consumption [µW] **LFSR** 0.48 reconfig. OPE static OPE 10 18 stages 3..18 stages 0.47 2.74mJ 1.22s OPE accumulator 0.5 ↓ out mode Voltage [V] nominal voltage Floorplan (TSMC 90nm)

High-level chip structure

Talk 12.2.2

Thursday 16:30

Room Konf. 6

Performance under different voltages