QoS_DC	<ul> <li>DC stage module to decode 4 new instructions in ISA:</li> <li>1. en_parity_st: Enable parity encoding</li> <li>2. dis_parity_st: Disable parity encoding</li> <li>3. set_data: Register protected data range and reference LUT</li> <li>4. chk_ld: Check the data using parity value</li> </ul>
Gen_ parity	EX stage module, implement following operation:  1. parity in MEM stage is activated in case the stored data lies in the protected range
QoS_EX	<ul> <li>EX stage module, implement following operation:</li> <li>1. chk_ld_ex: Activated by chk_ld, verify parity bit of the incoming data. In case of missmatch, activate chk_ld_mem in MEM, otherwise activate chk_ld_wb_correct</li> </ul>
QoS_ MEM	<ul> <li>MEM stage module, implement following operations:</li> <li>1. parity: Main parity encoding logic. Each 32 bits data generates 1 bit parity. Encode 32 words as 1 word parity, activate partiy_st logic in WB stage 32 bits parity are ready</li> <li>2. chk_ld_mem: When a parity missmatch is detected, get the address of corresponding LUT element and issue memory read. Activate chk_ld_wb_wrong in WB stage</li> </ul>
QoS_WB	<ul> <li>WB stage module, implement following operations:</li> <li>parity_st: Store 32 bits parity as one data word into data memory</li> <li>Chk_Id_wb_wrong: In case of parity missmatch, return the reference value from LUT</li> <li>Chk_Id_wb_correct: No parity missmatch, return the input value from instruction</li> </ul>
QoS_ Registers	Special registers in RegisterFile,  1. set and re-set the processor state for load check.  2. Record the location for LUT and runtime offset to access the reference data.