Adding Custom Instructions To The RISC-V Toolchain

March 16th, 2023 Garrett O'Neill

Contents

Chapter#	Description Page#
1	Summary 3
2	Links, Resources
3	Configuring The Virtual Machine5
4	Downloading The RISC-V Toolchain6
5	Downloading Additional Packages7
6	Designing A Custom Instruction
7	Source Code Edits9
7-1	Header Files
7-2	C Files
8	Building The Toolchain
9	Compiling A Test Program

1) Summary

This document gives a step-by-step guide on how to:

- 1. Design a custom RISC-V instruction.
- 2. Add that instruction to the RISC-V toolchain source code.
- 3. Rebuild the RISC-V toolchain from source.
- Compile and assemble source code (with your custom instruction) for a RISC-V target.
 For demo purposes, the target device used in this document will be the CPE 233
 Multicycle OTTER.


Important Notes:

- To build our modified RISC-V toolchain, we will be using an Ubuntu environment running on a virtual machine.
- This guide is tailored specifically to the RV32I instruction set for bare-metal applications
 only. If building a toolchain that includes additional RISC-V extensions, some of the steps
 in this document will need to be modified. I will call out these steps, however the exact
 modifications that must be made will require some additional research outside of this
 document.

2) Links, Resources

- Source repository for this document: https://github.com/geoneill12/Extending_RISCV
- Multicycle OTTER development tools: https://github.com/geoneill12/otter-tools-p1
- RISC-V toolchain: https://github.com/riscv-collab/riscv-gnu-toolchain
- Ubuntu download: https://ubuntu.com/download/desktop

3) Configuring The Virtual Machine



- Before starting your virtual machine, increase the base memory to 4096 MB. Normally I only allocate 2048 MB to a virtual machine; however, on one occasion the toolchain build failed due to memory exhaustion. For good measure I doubled the memory to 4096 MB, which fixed the problem. This may slow down the host machine slightly, but we only need to do this while the toolchain is building.
- Additionally, the toolchain source files require about 6.65 GB of disk space. Make sure your virtual machine has enough disk space on your host machine to accommodate this.

Note: If already running Ubuntu as your primary operating system, skip to chapter 4.

4) Downloading The RISC-V Toolchain

```
student@student-VirtualBox:~/Documents$ git clone https://github.com/riscv/riscv-gnu-toolchain --recursive
Cloning into 'riscv-gnu-toolchain'...
remote: Enumerating objects: 8228, done.
remote: Counting objects: 100% (4/4), done.
remote: Compressing objects: 100% (4/4), done.
remote: Total 8228 (delta 0), reused 1 (delta 0), pack-reused 8224
Receiving objects: 100% (8228/8228), 5.12 MiB | 6.75 MiB/s, done.
Resolving deltas: 100% (4100/4100), done.
Submodule 'binutils' (https://sourceware.org/git/binutils-gdb.git) registered for path 'binutils'
Submodule 'dejagnu' (https://git.savannah.gnu.org/git/dejagnu.git) registered for path 'dejagnu'
Submodule 'gcc' (https://gcc.gnu.org/git/gcc.git) registered for path 'gcc'
Submodule 'gdb' (https://sourceware.org/git/binutils-gdb.git) registered for path 'gdb'
Submodule 'glibc' (https://sourceware.org/git/glibc.git) registered for path 'glibc'
Submodule 'musl' (https://git.musl-libc.org/git/musl) registered for path 'newlib'
Submodule 'newlib' (https://git.musl-libc.org/git/newlib-cygwin.git) registered for path 'newlib'
Submodule 'pk' (https://github.com/riscv-software-src/riscv-pk.git) registered for path 'pk'
Submodule 'qemu' (https://githab.com/riscv-software-src/riscv-isa-sim.git) registered for path 'spike'
Cloning into '/home/student/Documents/riscv-gnu-toolchain/binutils'...
```

Clone the RISC-V toolchain into the directory of your choice:

git clone https://github.com/riscv/riscv-gnu-toolchain --recursive

The repository uses submodules. If --recursive is not included, most of the source files will not be fetched, since they reside in these submodules.

5) Downloading Additional Packages

```
ts$ sudo apt-get install autoconf automake autotools-dev curl python3 libmpc-dev libmpfr-dev
libgmp-dev gawk build-essential bison flex texinfo gperf libtool patchutils bc zlib1g-dev libexpat-dev ninja-build
[sudo] password for student:
 Reading package lists... Done
Building dependency tree
Reading state information... Done
Note, selecting 'libexpat1-dev' instead of 'libexpat-dev'
autoconf is already the newest version (2.69-11.1).
automake is already the newest version (1:1.16.1-4ubuntu6).
autotools-dev is already the newest version (20180224.1).
bc is already the newest version (1.07.1-2build1).
bison is already the newest version (2:3.5.1+dfsg-1).
flex is already the newest version (2.6.4-6.2).
gawk is already the newest version (1:5.0.1+dfsg-1).
libmpc-dev is already the newest version (1.1.0-1).
libmpfr-dev is already the newest version (4.0.2-1). libtool is already the newest version (2.4.6-14). patchutils is already the newest version (0.3.4-2).
python3 is already the newest version (3.8.2-0ubuntu2).
gperf is already the newest version (3.1-1build1).
texinfo is already the newest version (6.7.0.dfsg.2-5).
build-essential is already the newest version (12.8ubuntu1.1).
curl is already the newest version (7.68.0-1ubuntu2.16).
libexpat1-dev is already the newest version (2.2.9-lubuntu0.6).
libgmp-dev is already the newest version (2:6.2.0+dfsg-4ubuntu0.1).
zlib1g-dev is already the newest version (1:1.2.11.dfsg-2ubuntu1.5).
The following packages were automatically installed and are no longer required:
   linux-headers-5.4.0-132 linux-headers-5.4.0-132-generic linux-image-5.4.0-132-generic linux-modules-5.4.0-132-generic
   linux-modules-extra-5.4.0-132-generic
 Use 'sudo apt autoremove' to remove them.
 The following NEW packages will be installed:
  ninja-build
0 upgraded, 1 newly installed, 0 to remove and 92 not upgraded.
Need to get 107 kB of archives.
After this operation, 338 kB of additional disk space will be used.
Do you want to continue? [Y/n] y
Geti1 http://us.archive.ubuntu.com/ubuntu focal/universe amd64 ninja-build amd64 1.10.0-1build1 [107 kB]
Fetched 107 kB in 16s (6,856 B/s)
Selecting previously unselected package ninja-build.
(Reading database ... 264838 files and directories currently installed.)
Preparing to unpack .../ninja-build_1.10.0-1build1_amd64.deb ...
Unpacking ninja-build (1.10.0-1build1) ...
Setting up ninja-build (1.10.0-1build1) ...
 Processing triggers for man-db (2.9.1-1)
student@student-VirtualBox:~/Documents$
```

Run the following command to ensure that all packages needed to build the toolchain are installed:

sudo apt-get install autoconf automake autotools-dev curl python3 libmpc-dev libmpfr-dev libgmp-dev gawk build-essential bison flex texinfo gperf libtool patchutils bc zlib1g-dev libexpat-dev ninja-build

6) Designing A Custom Instruction

To illustrate how to design a custom instruction, I will use a custom instruction called **otter**, with the following semantics:

otter rd, rs1, rs2

The **otter** instruction is a 32-bit, R-type instruction. Below are the different instruction types for 32-bit RISC-V instructions:

31	27	26	25	24	20	19	15	14	12	11	1	7	6	()
	funct7				$^{\circ}$ s2	rsi	1	func	ct3		rd		opc	ode	R-type
	iı	mm[11:0			rs	1	func	ct3		rd		opc	ode	I-type
	imm[11:5	5]			s2	rs	1	fun	ct3	im	m[4:0]		opc	ode	S-type
i	mm[12 10	:5]			s2	rs	1	fun	ct3	imm	[4:1 1]	1]	opc	ode	B-type
				imn	[31:12]						rd		opc	ode	U-type
			imı	n[20 1	0:1 11 19):12]					rd		opc	ode	J-type

An R-type instruction has the following:

- A 7-bit opcode field (bits 6-0).
- A 10-bit, non-contiguous function field (bits 31-25 and 14-12).
- 3 operands: destination register, source register 1, source register 2 (bits 11-7, 19-15, and 24-20 respectively).

The opcode and function fields are always constant, so we need to choose values for these fields. For the **otter** instruction, I have arbitrarily chosen the following values for the opcode and function fields:

- opcode = 7'b0100111
- function = 10'b0000000110

The opcode I picked is unique and does not match the opcode of any of the RV32I base instructions.

Note: The official RISC-V specification contains guidelines on ISA extensions, including naming conventions, opcode format, etc.

7) Source Code Edits

To implement our custom instruction into the RISC-V toolchain, we need to modify the following 2 files:

riscv-gnu-toochain/binutils/include/opcode/riscv-opc.h

riscv-gnu-toochain/binutils/opcodes/riscv-opc.c

Additionally, the same modifications can be made to the following 2 files so that we can use our custom instruction with gdb:

riscv-gnu-toochain/gdb/include/opcode/riscv-opc.h

riscv-gnu-toochain/gdb/opcodes/riscv-opc.c

First, we need to create 2 macros based on the opcode and function values we picked for our instruction in chapter 6. For our **otter** instruction, these macros will be called "MATCH_OTTER" and "MASK_OTTER".

MATCH_OTTER

- 1. Write out the complete machine code value of the new instruction, filling in the opcode and function bits using the values chosen in chapter 6. For the operands, replace them with X's.
- 2. Replace all X's with 1's.
- 3. The resulting hexadecimal value is the "MATCH_OTTER" macro.

MATCH_OTTER				fur	nct7					rs	2					rs	1		f	unct	3			r	d					opc	ode			
	31	30	29	28		27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4		3	2	1	0
	0	0	0	0		0	0	0	X	X	X	Χ	X	X	X	X	X	X	1	1	0	X	X	Χ	X	X	0	1	0		0	1	1	1
	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	1	0		0	1	1	1
		()					0			(0			()				5			C)				2				- 1	7	
																																0x6	027	

MASK_OTTER

- 1. Write out the complete machine code value of the new instruction, this time placing all 1's in the opcode and function fields, and 0's in all the operand fields.
- 2. The resulting hexadecimal value is the "MASK_OTTER" macro.

MASK_OTTER				fı	unct7						rs2	2					rs	s1		1	funct	3			r	ď					орс	ode			
	31	30	29	2	8	27	26	25	24	2	3	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4		3	2	1	0
	1	1	1	1	L	1	1	1	0	(0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	1	1	1		1	1	1	1
			f					e				0				()				7			()				7					f	
											П																					0	xfe(070	7f

The resulting macros for our otter instruction are:

#define MATCH_OTTER 0x6027

#define MASK_OTTER 0xfe00707f

Some Notes On The Instruction Macros

- The toolchain seems to use the "MATCH_" macro to determine the value of the instruction's constant fields (opcode and function), while using the "MASK_" macro to differentiate the location of the operand fields from the location of the constant fields.
- If creating an instruction with a period in it (i.e. otter.r, otter.h, etc.) replace the period with an underscore in the macro name.
 - ex) "otter.r" would have macros "MATCH_OTTER_R" and "MASK_OTTER_R".

```
#ifndef RISCV ENCODING H
21
    #define RISCV ENCODING H
22
    /* Instruction opcode macros. */
23
24
    #define MATCH OTTER 0x6027
25
    #define MASK OTTER 0xfe00707f
26
27
    #define MATCH SLLI RV32 0x1013
28
    #define MASK SLLI_RV32 0xfe00707f
29
    #define MATCH SRLI RV32 0x5013
    #define MASK SRLI RV32 0xfe00707f
```

Add the "MATCH_OTTER" and "MASK_OTTER" macros to the following header files:

riscv-gnu-toochain/binutils/include/opcode/riscv-opc.h

riscv-gnu-toochain/gdb/include/opcode/riscv-opc.h

```
#endif /* RISCV ENCODING H */
2788
       #ifdef DECLARE INSN
2789
2790
       DECLARE INSN(otter, MATCH OTTER, MASK OTTER)
2791
2792
       DECLARE INSN(slli rv32, MATCH SLLI RV32, MASK SLLI RV32)
2793
       DECLARE INSN(srli rv32, MATCH SRLI RV32, MASK SRLI RV32)
2794
       DECLARE INSN(srai rv32, MATCH SRAI RV32, MASK SRAI RV32)
2795
       DECLARE INSN(frflags, MATCH FRFLAGS, MASK FRFLAGS)
2796
      DECLARE INSN(fsflags, MATCH FSFLAGS, MASK FSFLAGS)
2797
       DECLARE INSN(fsflagsi, MATCH FSFLAGSI, MASK FSFLAGSI)
2798
```

In the same header files from the previous page, add the following line:

DECLARE_INSN(otter, MATCH_OTTER, MASK_OTTER)

This declaration requires the instruction name, and our "MATCH_" and "MASK_" macros.

Note: If creating an instruction with a period in it (i.e. otter.r, otter.h, etc.) replace the period with an underscore in the declaration above.

• ex) "otter.r" would be DECLARE_INSN(otter_r, MATCH_OTTER_R, MASK_OTTER_R)

```
const struct riscv_opcode riscv_opcodes[] =

{
const struct riscv_opcode riscv_opcodes[] =
}

{
const struct riscv_opcodes riscv_opcodes[] =
}

{
const struct riscv_opcodes riscv_opcodes[] =
}

{
const struct riscv_opcodes riscv_opcode, 0 },

match_opcode, 0 },

const struct riscv_opcode, riscv_opcode, 0 },

match_opcode, 0 },

const struct riscv_opcode, 0 },

match_opcode, 0 },

const struct riscv_opcode, 0 },

const struct riscv_opcode, 0 },

match_opcode, 0 },

const struct riscv_opcode, 0 },

const struct riscondance risc
```

There is an array of structs called "riscv_opcodes" in each of the following C files:

riscv-gnu-toochain/binutils/opcodes/riscv-opc.c

riscv-gnu-toochain/gdb/opcodes/riscv-opc.c

Every RISC-V instruction has an entry. We need to add an entry for out **otter** instruction.

```
const struct riscv_opcode riscv_opcodes[] =

{
const struct riscv_opcode riscv_opcodes[] =
}

{
const struct riscv_opcode riscv_opcodes[] =
}

/* name, xlen, isa, operands, match, mask, match_func, pinfo. */

*
const struct riscv_opcode riscv_opcodes[] =

/* name, xlen, isa, operands, match, mask, match_func, pinfo. */

*
const struct riscv_opcode riscv_opcodes[] =

/* name, xlen, isa, operands, match_func, pinfo. */

*
const struct riscv_opcode, 0 },

*
const struct riscv_opcode riscv_opcodes[] =

/* name, xlen, isa, operands, match_func, pinfo. */

*
const struct

/* name, xlen, isa, operands, match_func, pinfo. */

*
const struct

/* name, xlen, isa, operands, match_opcode, 0 },

*
const struct

/* Standard hints. */

*
const struct

/* NASK_PREFETCH_I, match_opcode, 0 },

*
const struct

/* Standard hints. */

*
const struct

/* Standard hints. */

*
const struct

/* NASK_PREFETCH_I, match_opcode, 0 },

*
const struct

/* Standard hints. */

*
const struct

/* NASK_PREFETCH_I, match_opcode, 0 },

*
const struct

/* NASK_PREFETCH_W, match_opcode, 0 },

*
const struct

/* NASK_PREFETCH_I, match_opcode, 0 },

*
const struct

/* NASK_PR
```

The template for each struct entry is:

{name, xlen, isa, operands, match, mask, match_func, pinfo}

name: Name of our instruction.

xlen: Bit width of an integer register, either 32 or 64.

isa: The specific ISA our instruction is targeting.

operands: Symbols that specify the exact type of operands an instruction uses.

match: The "MATCH_" macro defined in "riscv-opc.h".

mask: The "MASK_" macro defined in "riscv-opc.h".

match_func: Not certain what this field does, but it may have to do with how the toolchain

checks that an instruction was formatted correctly.

pinfo: Not certain what this field does.

Our **otter** instruction will have the following entry

{"otter", 0, INSN_CLASS_I, "d,s,t", MATCH_OTTER, MASK_OTTER, match_opcode, 0}

"otter": Name of our instruction.

Our instruction is targeting a 32-bit architecture, however specifying 0

appears to allow an instruction to be used for both 32-bit and 64-bit

architectures.

INSN_CLASS_I: Entry for the RV32I ISA.

"d,s,t": Symbols for our operands. These are explained more thoroughly on

the next page.

MATCH_OTTER: The "MATCH_" macro defined in "riscv-opc.h".


MASK_OTTER: The "MASK_" macro defined in "riscv-opc.h".

match_opcode: Since I'm not certain what this field does, I reused the same entry

used by other RV32I instructions.

0: Since I'm not certain what this field does, I reused the same entry

used by other RV32I instructions.



Format	RV32I Instruction	Operands	Struct Entry
	lui	rd, imm	"d,u"
U	auipc	rd, imm	"d,u"
J	jal	rd, imm	"d,a"
- 1	jalr	rd, rs1, imm	"d,s,j"
	beq	rs1, rs2, imm	"s,t,p"
	bne	rs1, rs2, imm	"s,t,p"
В	blt	rs1, rs2, imm	"s,t,p"
В	bge	rs1, rs2, imm	"s,t,p"
	bltu	rs1, rs2, imm	"s,t,p"
	bgeu	rs1, rs2, imm	"s,t,p"
	lb	rd, imm(rs1)	"d,o(s)"
	lh	rd, imm(rs1)	"d,o(s)"
1	lw	rd, imm(rs1)	"d,o(s)"
	lbu	rd, imm(rs1)	"d,o(s)"
	lhu	rd, imm(rs1)	"d,o(s)"
	sb	rs2, imm(rs1)	"t,q(s)"
S	sh	rs2, imm(rs1)	"t,q(s)"
	SW	rs2, imm(rs1)	"t,q(s)"
	addi	rd, rs1, imm	"d,s,j"
	slti	rd, rs1, imm	"d,s,j"
	sltiu	rd, rs1, imm	"d,s,j"
	xori	rd, rs1, imm	"d,s,j"
1	ori	rd, rs1, imm	"d,s,j"
	andi	rd, rs1, imm	"d,s,j"
	slli	rd, rs1, imm	"d,s,>"
	srli	rd, rs1, imm	"d,s,>"
	srai	rd, rs1, imm	"d,s,>"
	add	rd, rs1, rs2	"d,s,t"
	sub	rd, rs1, rs2	"d,s,t"
	sll	rd, rs1, rs2	"d,s,t"
	slt	rd, rs1, rs2	"d,s,t"
R	sltu	rd, rs1, rs2	"d,s,t"
	xor	rd, rs1, rs2	"d,s,t"
	srl	rd, rs1, rs2	"d,s,t"
	sra	rd, rs1, rs2	"d,s,t"
	or	rd, rs1, rs2	"d,s,t"
	and	rd, rs1, rs2	"d,s,t"

The above table shows the struct entry for the "operands" field of each of the RV32I base instructions (obtained from the "riscv-opc.c" file). By comparing the operand symbols with the instruction's actual operands and instruction format, we can infer their meaning.

Note: The file that parses through these symbols seems to be located here:

riscv-gnu-toochain/binutils/gas/config/tc-riscv.c

```
student@student-VirtualBox:~/Documents/riscv-gnu-toolchain$ mkdir build
student@student-VirtualBox:~/Documents/riscv-gnu-toolchain$ ls
binutils build-gdb-newlib config.status configure.ac dejagnu gdb LICENSE Makefile musl pk README.md scripts test
build config.log configure contrib gcc glibc linux-headers Makefile.in newlib qemu regression spike
student@student-VirtualBox:~/Documents/riscv-gnu-toolchain$
```

Before building the toolchain, we need to create a destination directory where the output files will be stored. For my build, I chose to create the following destination:

riscv-gnu-toolchain/build

```
student@student-VirtualBox:-/Documents/riscv-gnu-toolchain$ ./configure --prefix=/home/student/Documents/riscv-gnu-toolchain/build --with-arch=rv32gc --with-abt=llp32d checking for gcc gcc
checking whether the C compiler works... yes
checking for C compiler default output file name... a.out
checking for suffix of executables...
checking whether we are cross compiling... no
checking whether we are using the GNU C compiler... yes
checking whether gcc accepts -g... yes
checking whether gcc accepts -g... yes
checking for gree that handles long lines and -e... /bin/grep
checking for gree that handles long lines and -e... /bin/grep
checking for of gree, ... /bin/bash
checking for bash... /bin/bash
checking for jare junti in -lympr... yes
checking for mpr_init in -lympr... yes
checking for mpr_init in -lympr... yes
checking for mpr_init in -lympr... yes
checking for gc... /usr/bin/curl
checking for ftp... /usr/bin/ftp
configure: creating ./config.status
config.status: creating scripts/wrapper/awk/awk
config.status: creating scripts/wrapper/awk/awk
student@student-VirtualBox:-/bocuments/riscv-gnu-toolchainS
```

Navigate to the **riscv-gnu-toolchain** directory and run the following command:

./configure --prefix=<build_directory> --with-arch=rv32i --with-abi=ilp32

Replace <build_directory> with the absolute path to the build directory you chose.

The --with-arch and --with-abi flags have default values that the toolchain will build to if not specified. For this build, we only want the toolchain to build for the RV32I ISA, so we pass the flags pictured above. For different architectures, these flags will need to be modified.

The RISC-V toolchain repository explains these flags further.

student@student-VirtualBox:~/Documents/riscv-gnu-toolchain\$ make -j4

Run the make command to start building the toolchain:

make -j < # of threads >


If successful, the toolchain build will take 30-60 minutes depending on how many threads you specified.

Note: Some online guides say to run make linux. If building the toolchain for only the RV32I ISA, this will cause the build to fail. This is likely due to the toolchain trying to build files for linux applications that explicitly require additional ISAs beyond just RV32I.

After the toolchain is built successfully, we can navigate into the build directory and see what was built. The **bin** directory contains the executable files we need.

Note: Now that the toolchain is built, remember to decrease the virtual machine's base memory back to its original value.

Note: To make further modifications to the toolchain, run make clean, then repeat the steps at the start of chapter 8.



Fetch the files from the otter-tools-p1 repository linked in chapter 2 of this document.

The repository contains a makefile, linkerscript, and a test program for the RISC-V target device I am using to demo the new instruction.

```
# settings for the compilers
ifneq ($(C_FILES),)
RISCV_PREFIX = <exe_path>riscv32-unknown-elf-
else
RISCV_PREFIX = <exe_path>riscv32-unknown-elf-
endif
```

If you happen to have multiple versions of the RISC-V toolchain installed on your system, you'll need to specify which version to use when trying to compile programs with your custom instruction. An easy way to do this is by specifying the absolute path to the modified toolchain in a makefile.

Open the makefile. On lines 18 and 20, replace <exe_path> with the absolute path to the toolchain executable that supports your custom instruction. For this build, the absolute path is:

/home/student/Documents/riscv-gnu-toolchain/build/bin/

Thus, the RISCV_PREFIX values become:

```
# settings for the compilers
ifneq ($(C_FILES),)

RISCV_PREFIX = /home/student/Documents/riscv-gnu-toolchain/build/bin/riscv32-unknown-elf-
else
RISCV_PREFIX = /home/student/Documents/riscv-gnu-toolchain/build/bin/riscv32-unknown-elf-
endif
```

```
loop:
                                     # do nothing (easier to see in simulator)
21
              nop
22
              otter
                      x0,x0,x0
              beq
                      x8,x0,loop
23
24
                                     # toggle current LED value
              xori
                      x20,x20,1
25
                                    # output LED value
                      x20,0(x15)
              SW
27
                                     # clear flag
                      x8,x0
              mν
                                     # enable interrupt
29
                      x0,mie,x10
              csrrw
                                     # return to loopville
30
                      loop
```

Open "main.s" in the **src** directory and add the custom instruction somewhere and specify the operands. For this demo, placement doesn't matter.

Note: Depending on what text editor you use, syntax highlighting probably won't highlight your new instruction since it wouldn't recognize it as an instruction.

```
student@student-VirtualBox:=/Documents/otter-tools-p1$ make
mkdtr -p bulld
/home/student/Documents/riscv-gnu-toolchain/build/bin/riscv32-unknown-elf-gcc -c -o build/init.o src/init.s -00 -march=rv321 -mabl=llp32
/home/student/Documents/riscv-gnu-toolchain/build/bin/riscv32-unknown-elf-gcc -c -o build/main.o src/main.s -00 -march=rv321 -mabl=llp32
/home/student/Documents/riscv-gnu-toolchain/build/bin/riscv32-unknown-elf-gcc -o build/main.o src/main.s -00 -march=rv321 -mabl=llp32
/home/student/Documents/riscv-gnu-toolchain/build/bin/riscv32-unknown-elf/gcc. -o build/main.o -r link.id -mno-relax -nostdlib -nostartfiles -mcmodel=medany -00 -march=rv321
-mabl=llp32
/home/student/Documents/riscv-gnu-toolchain/build/lib/gcc/riscv32-unknown-elf/joc-granty-outhnown-elf/bin/ld: warning: section '.data' type changed to PROGBITS
/home/student/Documents/riscv-gnu-toolchain/build/lib/gcc/riscv32-unknown-elf/joc-granty-inknown-elf/bin/ld: warning: build/program.elf has a LOAD segment with RMX permissions
/home/student/Documents/riscv-gnu-toolchain/build/bin/riscv32-unknown-elf-objoup -0 binary --only-section=.data' --only-section=.text* build/program.elf build/mem.bin
/home/student/Documents/riscv-gnu-toolchain/build/bin/riscv32-unknown-elf-objdump -5 -s build/program.elf > build/program.dump
student@student-VirtualBox:=/Documents/otter-tools-p15
```

Navigate to the otter-tools-p1 directory and run make.

```
student@student-VirtualBox:~/Documents/otter-tools-p1$ ls
build link.ld Makefile readme.md src
student@student-VirtualBox:~/Documents/otter-tools-p1$ cd build
student@student-VirtualBox:~/Documents/otter-tools-p1/build$ ls
init.o main.o mem.bin mem.txt program.dump program.elf
student@student-VirtualBox:~/Documents/otter-tools-p1/build$
```

A **build** directory will be created with several output files.

```
00000038 <loop>:
41
42
       38: 00000013
                                nop
                               otter zero,zero,zero
43
       3c: 00006027
44
       40: fe040ce3
                               begz s0,38 <loop>
       44: 001a4a13
                               xor s4,s4,1
45
                                   s4,0(a5)
46
       48: 0147a023
                                SW
                                   s0,0
47
      4c: 00000413
                                li
                                csrw mie,a0
       50: 30451073
48
                                j 38 <loop>
       54: fe5ff06f
49
```

Opening the "program.dump" file shows the disassembly of our compiled program with our custom instruction!