

```
VHDL multiplex 8 para 1
-- Autor: George Maximo, Data: 01/10/2019 | versao 1.0.0
      library IEEE;
      use IEEE.std_logic_1164.all;
      entity multiplex8_to_1 is port
                        in std_logic_vector(7 downto 0);
            Α
                                                                  --entradas
                        in std_logic_vector(2 downto 0);
                                                                  --selecao
            Sel
                              out std_logic
            X
      );
      end multiplex8_to_1;
      architecture hardware of multiplex8_to_1 is
      begin
            with Sel select
                  X \le A(0) when "000",
        A(1) when "001",
        A(2) when "010",
        A(3) when "011",
        A(4) when "100",
        A(5) when "101",
        A(6) when "110",
        A(7) when "111";
      end hardware;
```





```
-- VHDL demux 1 para 8
-- George Maximo de Sousa
library IEEE;
use IEEE.std_logic_1164.all;
entity demux1_8 is port
                         in std_logic;
      E
                         out std_logic_vector(7 downto 0);
      X
                  in std_logic_vector(2 downto 0)
      Sel:
);
end demux1_8;
architecture hardware of demux1_8 is
begin
process(Sel, E)
begin
      case Sel is
            when "000" \Rightarrow X(0) \leq E;
            when "001" => X(1) \le E;
            when "010" \Rightarrow X(2) \leq E;
            when "011" => X(3) <= E;
            when "100" => X(4) \le E;
            when "101" => X(5) \le E;
            when "110" => X(6) <= E;
            when "111" \Rightarrow X(7) \leq E;
      end case;
end process;
end hardware;
```

