


# EE4218 Neural Network on SOC

Group 2 Tingchen Wang and Zichen Liu  
2018



# Prelude: Python and C

Data & Network Design & Insights

Forwardpass



Backwardpass



$$\hat{a}_i = \max(W_1 \hat{x}_i + \hat{b}_1, 0)$$


$$\hat{s}_i = W_2 \hat{a}_i + \hat{b}_2$$

$$\hat{p}_i = \text{softmax}(\hat{s}_i)$$

$$y_i = \text{argmax}(\hat{p}_i)$$

where  $\hat{x}_i \in R^D, \hat{a}_i \in R^H, \hat{s}_i, \hat{p}_i \in R^C, y_i \in R$   
for  $i \in 1, 2, \dots, N$

model.



result.

Feasibility


Accuracy: **93.7%** @ 5000 Data

W/b distribution (resolution)

5th :  **$\sim 10^{-5}$**

95th :  **$\sim 10^{-3}$**


Test Time @3000 Data




# C on ARM

Port C on PC to C on ARM

## data flow.



## address management.




!!!KEEP HARDWARE IN MIND!!!



# SYSTEM OVERVIEW


Integrated FPGA-Accelerated Inference Engine

## abstract structure.





W/b distribution (resolution)  
5th :  $\sim 10^{-5}$   
95th :  $\sim 10^{-3}$

## block design.



# HDL DESIGN WITH SIMULATION†

## State Transition Diagram & Module Interface




\*Colour indicates signed

# HLS DESIGN WITH PIPELINE

## Latency and Resource Comparison

When port from ARM C: use dedicated instead of generic, for *pipelining*




Latency and Resource Trade-off @300 Data Points

<i>Latency@25 ns</i>	<i>Non-pipelined</i>	<i>Pipelined</i>
$W_1 * x$	49100	19602
$+b_1$	250	53
$W_2 * x$	2520	1002
$+b_2$	40	12
<i>Forward</i>	51910	20669

<i>Resource</i>	<i>Non-pipelined</i>	<i>Pipelined</i>
<i>BRAM</i>	37	37
<i>DSP</i>	5	6
<i>FF</i>	1387	1401
<i>LUT</i>	2381	2575

# DATA PARALLELISM

Trade Hardware for Speed



Combine V1-V4 to achieve better performance






# RESULT and DEMO

Comparison on Time, Accuracy and Resource Usage

TEST @  
training data set = 700  
testing data set = 300  
iteration @777 iters  
Accuracy @ test: 80.0%



Units:  
Time: ms/data;  
Others: % of total available





# APPENDICES

Simulation (compute.v)




	Class	Score 1	Score 2
Actual Result (fix-point)	1	0f8.f1b86	220.43008
Expected Result (fix-point)	1	0f8.f1bb0	220.43080
Expected Result (float)	1	248.9442605	544.261841



# APPENDICES

Resource for Complete System: Pipelined HLS and DataParallel HDL.

Utilization - Post-Implementation			
Resource	Utilization	Available	Utilization %
LUT	24463	53200	45.98
LUTRAM	15152	17400	87.08
FF	6670	106400	6.27
BRAM	23.50	140	16.79
DSP	22	220	10.00
BUFG	1	32	3.13



# DEBRIEF

## Some Take-aways



- When port from PC C to ARM C: allocate memory with caution and **don't** expect heap (global) or stack (local) is enough.
- When port from ARM C to HLS CPP: use dedicated functions with fixed i/o size instead of generic, re-usable functions, for *pipelining*.
- When writing HDL: start small and scale up, simulate before implement. If use asynchronous data read, usually we infer Distributed RAM (combinational), which make the critical path longer and slow down the system frequency; on the other had, if use synchronous data read, usually Block RAM is inferred and the critical path will be shorter.
- Timing report will show the failed endpoints, which, at the same time, indicates our critical path. We can use multi-cycle-path to deal with it, or consider make it synchronous.