

LAB 0

Systolic Array for Applying Matrix Multiplication

Instructor:

Ahmed Abdelsalam



REPORT

**Of fully generic Systolic Array for
Applying Matrix Multiplication**

Made by :



George Jan George Shaffik

RTL PE (processing element)





This PE make PE function which is $out = out + (in_a * in_b)$, transfer valid_in and generate valid_out signal



PE array





Register





Register array





Multiplexer



TOP file (Systolic Array)




Architecture





How design work

1. Reset = zero to initialize all elements blocks
2. Valid_in = 1 and add data like photo below then put Valid_in to zero to stop taking inputs



3. Then the output will execute row by row and set Valid_out flag



Simulation Snapshots

Test with parameter DATAWIDTH=16 and N_SIZE=3

$$\begin{bmatrix} a_{11} & a_{12} & a_{13} \\ a_{21} & a_{22} & a_{23} \\ a_{31} & a_{32} & a_{33} \end{bmatrix} * \begin{bmatrix} b_{11} & b_{12} & b_{13} \\ b_{21} & b_{22} & b_{23} \\ b_{31} & b_{32} & b_{33} \end{bmatrix} = \begin{bmatrix} c_{11} & c_{12} & c_{13} \\ c_{21} & c_{22} & c_{23} \\ c_{31} & c_{32} & c_{33} \end{bmatrix}$$

a11 → matrix_a_in[0]

a12 → matrix_a_in[1]


a13 → matrix_a_in[2]

c11 → matrix_c_in[0] = 71 ; 40 ; 184

c12 → matrix_c_in[1] = 184 ; 161 ; 555

c13 → matrix_c_in[2] = 65 ; 108 ; 380

$$\begin{bmatrix} 3 & 9 & 2 \\ 1 & 5 & 7 \\ 11 & 15 & 21 \end{bmatrix} * \begin{bmatrix} 8 & 9 & 7 \\ 5 & 15 & 2 \\ 1 & 11 & 13 \end{bmatrix} = \begin{bmatrix} 71 & 184 & 65 \\ 40 & 161 & 108 \\ 184 & 555 & 380 \end{bmatrix} = \begin{bmatrix} \text{matrix_c_in}[0] & \text{matrix_c_in}[1] & \text{matrix_c_in}[2] \\ \text{matrix_c_in}[0] & \text{matrix_c_in}[1] & \text{matrix_c_in}[2] \\ \text{matrix_c_in}[0] & \text{matrix_c_in}[1] & \text{matrix_c_in}[2] \end{bmatrix}$$





Testbench code

```

23 module systolic_array_tb();
24     parameter integer DATAWIDTH=16;
25     parameter integer N_SIZE=3;
26     reg clk,rst_n,valid_in;
27     reg [DATAWIDTH-1:0] matrix_a_in [N_SIZE-1:0];
28     reg [DATAWIDTH-1:0] matrix_b_in [N_SIZE-1:0];
29     wire valid_out;
30     wire [2*(DATAWIDTH)-1:0] matrix_c_out [N_SIZE-1:0];
31
32 //DUT
33 systolic_array # (.DATAWIDTH(DATAWIDTH),.N_SIZE(N_SIZE)) DUT
34 (
35     .clk (clk),.rst_n (rst_n),.valid_in (valid_in),
36     .matrix_a_in (matrix_a_in),
37     .matrix_b_in (matrix_b_in),
38     .valid_out (valid_out),
39     .matrix_c_out (matrix_c_out)
40 );

```

```

41 // clk
42 initial
43 begin
44     clk=0;
45     forever
46     #100 clk=~clk;
47 end
48 // test inputs
49 initial
50 begin
51     rst_n=1;
52     @(negedge clk)
53     rst_n=0;
54     valid_in=0;
55     matrix_a_in = '{default:0};
56     matrix_b_in = '{default:0};
57     @(negedge clk)
58     rst_n=1;
59     valid_in=1;
60     matrix_a_in[0]='d3;

```

```

61     matrix_a_in[1]='d1;
62     matrix_a_in[2]='d11;
63
64     matrix_b_in[0]='d8;
65     matrix_b_in[1]='d9;
66     matrix_b_in[2]='d7;
67     @(negedge clk)
68     matrix_a_in[0]='d9;
69     matrix_a_in[1]='d5;
70     matrix_a_in[2]='d15;
71
72     matrix_b_in[0]='d5;
73     matrix_b_in[1]='d15;
74     matrix_b_in[2]='d2;
75     @(negedge clk)
76     matrix_a_in[0]='d2;
77     matrix_a_in[1]='d7;
78     matrix_a_in[2]='d21;
79
80     matrix_b_in[0]='d1;

```

```

81     matrix_b_in[1]='d11;
82     matrix_b_in[2]='d13;
83     @(negedge clk)
84     valid_in=0;
85     matrix_a_in[0]='d9;
86     matrix_a_in[1]='d9;
87     matrix_a_in[2]='d9;
88
89     matrix_b_in[0]='d9;
90     matrix_b_in[1]='d9;
91     matrix_b_in[2]='d9;
92     @(negedge clk)
93     @(negedge clk)
94     if (matrix_c_out[0]!=71 || matrix_c_out[1]!=184 || matrix_c_out[2]!=65)
95     begin
96         $display ("ERROR");
97         $stop;
98     end
99     @(negedge clk)
100     if (matrix_c_out[0]!=40 || matrix_c_out[1]!=161 || matrix_c_out[2]!=108)

```

```

81     matrix_b_in[1]='d11;
82     matrix_b_in[2]='d13;
83     @(negedge clk)
84     valid_in=0;
85     matrix_a_in[0]='d9;
86     matrix_a_in[1]='d9;
87     matrix_a_in[2]='d9;
88
89     matrix_b_in[0]='d9;
90     matrix_b_in[1]='d9;
91     matrix_b_in[2]='d9;
92     @(negedge clk)
93     @(negedge clk)
94     if (matrix_c_out[0]!=71 || matrix_c_out[1]!=184 || matrix_c_out[2]!=65)
95     begin
96         $display ("ERROR");
97         $stop;
98     end
99     @(negedge clk)
100     if (matrix_c_out[0]!=40 || matrix_c_out[1]!=161 || matrix_c_out[2]!=108)

```

```

101     begin
102         $display ("ERROR");
103         $stop;
104     end
105     @(negedge clk)
106     if (matrix_c_out[0]!=184 || matrix_c_out[1]!=555 || matrix_c_out[2]!=380)
107     begin
108         $display ("ERROR");
109         $stop;
110     end
111     $display ("TEST passed");
112     #1500;
113     $stop;
114 end
115
116 // monitoring
117 initial
118     $monitor ("reset = %b,Valid input = %b ,input A = %p,input B = %p,output = %p,Valid output = %b"
119     , rst_n , valid_in , matrix_a_in , matrix_b_in , matrix_c_out , valid_out);
120 endmodule

```

Self checking

Another testbench code that write on file.log



```

23 module systolic_array_tb();
24 // Parameters
25 parameter integer DATAWIDTH = 16;
26 parameter integer N_SIZE = 3;
27
28 // Signals
29 reg clk, rst_n, valid_in;
30 reg [DATAWIDTH-1:0] matrix_a_in [N_SIZE-1:0];
31 reg [DATAWIDTH-1:0] matrix_b_in [N_SIZE-1:0];
32 wire valid_out;
33 wire [2*(DATAWIDTH)-1:0] matrix_c_out [N_SIZE-1:0];
34
35 // File handle for logging
36 integer file_handle;
37
38 // Stored input matrices for logging
39 reg [DATAWIDTH-1:0] matrix_a_log [N_SIZE-1:0] [N_SIZE-1:0];
40 reg [DATAWIDTH-1:0] matrix_b_log [N_SIZE-1:0] [N_SIZE-1:0];
41
42 // Instantiate the Design Under Test (DUT)
43 systolic_array # (.DATAWIDTH(DATAWIDTH), .N_SIZE(N_SIZE)) DUT (
44     .clk(clk),

```

```

45     .rst_n(rst_n),
46     .valid_in(valid_in),
47     .matrix_a_in(matrix_a_in),
48     .matrix_b_in(matrix_b_in),
49     .valid_out(valid_out),
50     .matrix_c_out(matrix_c_out)
51 );
52
53 // Clock generator
54 initial begin
55     clk = 0;
56     forever #50 clk = ~clk; // 100ns period -> 10MHz clock
57 end
58
59 // Test sequence
60 initial begin
61     // Open the log file for writing. This will create 'file.log'.
62     file_handle = $fopen("file.log", "w");
63     if (file_handle == 0) begin
64         $display("ERROR: Could not open file.log for writing.");
65         $finish;
66     end

```

```

67
68 // --- Reset and Initialization ---
69 rst_n = 1;
70 @(negedge clk);
71 rst_n = 0;
72 valid_in = 0;
73 matrix_a_in = '{default:0};
74 matrix_b_in = '{default:0};
75 @(negedge clk);
76 rst_n = 1;
77
78 // --- Apply Inputs and Log Them ---
79 $fdisplay(file_handle, "--- Simulation Log ---");
80 $fdisplay(file_handle, "Input Matrix A:");
81
82 // Cycle 1
83 @(negedge clk);
84 valid_in = 1;
85 matrix_a_in[0] = 3; matrix_a_in[1] = 1; matrix_a_in[2] = 11;
86 matrix_b_in[0] = 8; matrix_b_in[1] = 9; matrix_b_in[2] = 7;
87 // Store for logging
88 matrix_a_log[0] = matrix_a_in;

```

```

89 matrix_b_log[0] = matrix_b_in;
90
91 // Cycle 2
92 @(negedge clk);
93 matrix_a_in[0] = 9; matrix_a_in[1] = 5; matrix_a_in[2] = 15;
94 matrix_b_in[0] = 5; matrix_b_in[1] = 15; matrix_b_in[2] = 2;
95 // Store for logging
96 matrix_a_log[1] = matrix_a_in;
97 matrix_b_log[1] = matrix_b_in;
98
99 // Cycle 3
100 @(negedge clk);
101 matrix_a_in[0] = 2; matrix_a_in[1] = 7; matrix_a_in[2] = 21;
102 matrix_b_in[0] = 1; matrix_b_in[1] = 11; matrix_b_in[2] = 13;
103 // Store for logging
104 matrix_a_log[2] = matrix_a_in;
105 matrix_b_log[2] = matrix_b_in;
106
107 // De-assert valid_in
108 @(negedge clk);
109 valid_in = 0;
110 matrix_a_in = '{default:0};

```

```

111 matrix_b_in = '{default:0};
112
113 // --- Print stored input matrices to the log file ---
114 // Note: Systolic arrays process rows/columns. How you print depends on how you fed them.
115 // This assumes matrix_a_in was a column and matrix_b_in was a row each cycle.
116 $fdisplay(file_handle, "Matrix A (fed as columns):");
117 for (int i = 0; i < N_SIZE; i++) begin
118     $fdisplay(file_handle, "\t%d\t%d\t%d", matrix_a_log[0][i], matrix_a_log[1][i], matrix_a_log[2][i]);
119 end
120
121 $fdisplay(file_handle, "\nInput Matrix B (fed as rows):");
122 for (int i = 0; i < N_SIZE; i++) begin
123     $fdisplay(file_handle, "\t%d\t%d\t%d", matrix_b_log[i][0], matrix_b_log[i][1], matrix_b_log[i][2]);
124 end
125
126 $fdisplay(file_handle, "\n-----");
127 $fdisplay(file_handle, "Output Matrix C:");
128
129 // Wait for all valid outputs
130 repeat (N_SIZE) begin
131     @(posedge valid_out);
132     @(negedge clk); // Ensure data is stable

```

```

133 $fdisplay(file_handle, "\t%p", matrix_c_out);
134 end
135
136 // --- End Simulation ---
137 $display("TEST PASSED: All outputs received and logged.");
138 #100;
139
140 // Close the log file
141 $fclose(file_handle);
142 $finish;
143 end
144
145 // Console monitoring (optional, but good for live debugging)
146 initial
147     $monitor("Time=%0t: rst_n=%b, valid_in=%b, valid_out=%b, matrix_c_out=%p",
148         $time, rst_n, valid_in, valid_out, matrix_c_out);
149
150 endmodule

```

file.log - Notepad

File Edit Format View Help

--- Simulation Log ---

Input Matrix A:

Matrix A (fed as columns):

3	9	2
1	5	7
11	15	21

Input Matrix B (fed as rows):

8	9	7
5	15	2
1	11	13

Output Matrix C:

'{65,184,71}

file (2).log - Notepad

File Edit Format View Help

Vivado Simulator 2018.2

Time resolution is 1 ps

```

Time=0: rst_n=1, valid_in=x, valid_out=x, matrix_c_out='{32'bxxxxxxxxxxxxxxxx
Time=100000: rst_n=0, valid_in=0, valid_out=0, matrix_c_out='{0,0,0}
Time=200000: rst_n=1, valid_in=0, valid_out=0, matrix_c_out='{0,0,0}
Time=300000: rst_n=1, valid_in=1, valid_out=0, matrix_c_out='{0,0,0}
Time=350000: rst_n=1, valid_in=1, valid_out=0, matrix_c_out='{0,0,24}
Time=450000: rst_n=1, valid_in=1, valid_out=0, matrix_c_out='{0,27,69}
Time=550000: rst_n=1, valid_in=1, valid_out=0, matrix_c_out='{21,162,71}
Time=600000: rst_n=1, valid_in=0, valid_out=0, matrix_c_out='{21,162,71}
Time=650000: rst_n=1, valid_in=0, valid_out=0, matrix_c_out='{39,184,71}
Time=750000: rst_n=1, valid_in=0, valid_out=1, matrix_c_out='{65,184,71}
Time=850000: rst_n=1, valid_in=0, valid_out=1, matrix_c_out='{108,161,40}
Time=950000: rst_n=1, valid_in=0, valid_out=1, matrix_c_out='{380,555,184}

```


Design code

PE (processing element)

- This module has reset input use to initialize o_saved (register that accumulate)
- Make the main function of PE which is $o_saved = o_saved + a_in * b_in$
- Transfer a_in to PE on its right side
- Transfer b_in to PE below it
- Transfer valid_in throw output (validin_out)
- Used valid_in to stop accumulate the multiplication when valid_in == 0
- Execute valid_out = 1 when PE make its function N_SIZE times

```

23 module PE # (parameter integer DATAWIDTH = 16, parameter integer N_SIZE = 5) (
24     input clk, rst_n, valid_in,
25     input [DATAWIDTH-1:0] a_in, b_in,
26     output reg [DATAWIDTH-1:0] a_out, b_out,
27     output [2*(DATAWIDTH)-1:0] o_out,
28     output reg valid_out, validin_out
29 );
30
31 reg [2*(DATAWIDTH)-1:0] o_saved;
32 reg [$clog2(N_SIZE)-1:0] counter;
33 assign o_out = o_saved;
34 always @ (posedge clk or negedge rst_n)
35 begin
36     if (rst_n == 1'b0)
37     begin
38         o_saved <= 0;
39         valid_out <= 1'b0;
40         counter <= 0;
41         validin_out <= 1'b0;
42     end
43     else if (valid_in == 1'b1)
44     begin

```


```

45         a_out <= a_in;
46         b_out <= b_in;
47         o_saved <= o_saved + a_in * b_in;
48         counter <= counter + 1;
49         validin_out <= valid_in; //transfar valid_in
50         if (counter == N_SIZE-1) //generate valid_out flag
51             valid_out <= 1'b1;
52     end
53     else if (valid_in == 1'b0)
54     begin
55         counter <= 0;
56         o_saved <= o_saved;
57         validin_out <= valid_in;
58     end
59     else
60         o_saved <= o_saved;
61 end
62 endmodule

```

PE array

- this module used to connect PE as the picture but with any value of DATAWIDTH, N_SIZE
- this module make a generic PE array



```

23 module PE_array # (parameter integer DATAWIDTH=16, parameter integer N_SIZE=5) (
24     input [DATAWIDTH-1:0] in_A [N_SIZE-1:0],
25     input [DATAWIDTH-1:0] in_B [N_SIZE-1:0],
26     input [N_SIZE-1:0] valid_B,
27     input clk, rst_n,
28     output [2*(DATAWIDTH)-1:0] out_c [N_SIZE-1:0][N_SIZE-1:0],
29     output valid_out [N_SIZE-1:0][N_SIZE-1:0]
30 );
31 wire [DATAWIDTH-1:0] A [N_SIZE-1:0][N_SIZE-1:0];
32 wire [DATAWIDTH-1:0] B [N_SIZE-1:0][N_SIZE-1:0];
33 reg valid [N_SIZE-1:0][N_SIZE-1:0];
34 generate
35     genvar i, j, k;
36     for (k=0 ; k< N_SIZE ; k=k+1)
37     begin
38         assign A [k][0]=in_A[k];
39         assign B [0][k]=in_B[k];
40         assign valid [0][k]= valid_B[k];
41     end
42     for (i=0 ; i<N_SIZE ; i=i+1)
43     begin : PE_array

```

```

44
45         for (j=0 ; j<N_SIZE ; j=j+1)
46         begin
47
48             PE # (.DATAWIDTH (DATAWIDTH), .N_SIZE (N_SIZE)) pe_in (
49                 .clk (clk), .rst_n (rst_n), .valid_in (valid [i][j]),
50                 .a_in (A[i][j]), .b_in (B[i][j]),
51                 .a_out (A[i][j+1]), .b_out (B[i+1][j]),
52                 .o_out (out_c[i][j]),
53                 .valid_out (valid_out[i][j]), .validin_out (valid [i+1][j])
54             );
55         end
56     end
57 endgenerate
58 endmodule

```

Register

- this generic Register used to take the input (data(in) , valid_in) in clock and delay it from entering the design by 1 clock cycle
- it has reset input to initialized the output by 0

```
23 module REG # (parameter integer DATAWIDTH = 16) (  
24     input clk ,valid_in , rst_n,  
25     input [DATAWIDTH-1:0] in ,  
26     output reg [DATAWIDTH-1:0] out ,  
27     output reg valid_inout  
28 );  
29 always @ (posedge clk or negedge rst_n)  
30 begin  
31     if(rst_n==0)  
32         out<=0;  
33     else  
34         begin  
35             out<=in;  
36             valid_inout<=valid_in;  
37         end  
38     end  
39 endmodule
```

Register array

- this generic module use to generate the corresponding array of register but for any value of DATAWIDTH , N_SIZE



```
23 module REG_array # (parameter integer DATAWIDTH=16,parameter integer N_SIZE=5)  
24 (  
25     input clk,valid_in,rst_n,  
26     input [DATAWIDTH-1:0] matrix_in [N_SIZE-1:0],  
27     output [N_SIZE-1:0]valid_out,  
28     output [DATAWIDTH-1:0] matrix_out [N_SIZE-1:0]  
29 );  
30 wire [DATAWIDTH-1:0] A [N_SIZE-1:0][N_SIZE-1:0];  
31 wire valid_c [N_SIZE-1:0][N_SIZE-1:0] ;  
32  
33 generate  
34     genvar i,k;  
35     for (i=0 ; i<N_SIZE ; i=i+1)  
36     begin  
37         assign A[i][0] = matrix_in [i];  
38         assign valid_c [i][0] = valid_in;  
39         if (i==0)  
40         begin  
41             assign matrix_out[i] = matrix_in [0];  
42             assign valid_out [i]= valid_in;  
43         end  
44     end
```

```
44     else  
45     begin  
46         for (k=0 ; k<i ; k=k+1)  
47             begin : REG_column_stage  
48  
49                 REG # (.DATAWIDTH(DATAWIDTH)) reg_in(  
50                     .clk (clk),.valid_in (valid_c [i][k]),  
51                     .rst_n(rst_n),  
52                     .in (A[i][k]),  
53                     .out (A[i][k+1]),  
54                     .valid_inout (valid_c [i][k+1])  
55                 );  
56                 if (k+1==i)  
57                 begin  
58                     assign matrix_out[i] = A[i][k+1];  
59                     assign valid_out [i]= valid_c [i][k+1];  
60                 end  
61             end  
62         end  
63     end  
64 endgenerate  
65 endmodule
```

Multiplexer

- This generic mux select which row will be the output at this clock
- It is generic for DATAWIDTH ,N_SIZE

```

23 module MUX #(parameter integer DATAWIDTH= 16,parameter integer N_SIZE= 5)
24 (   input valid , clk ,rst_n,
25     input  [2*(DATAWIDTH)-1:0] data_in [N_SIZE-1:0][N_SIZE-1:0],
26     output [2*(DATAWIDTH)-1:0] data_out[N_SIZE-1:0]
27 );
28 reg [$clog2(N_SIZE)-1:0] sel;
29 o  always @ (posedge clk or negedge rst_n)
30 o  begin
31 o    if (rst_n==1'b0)
32 o      sel<=0;
33 o    else if (valid==1'b1)
34 o      begin
35 o        sel<=sel+1 ;
36 o      end
37 o    end
38 o    assign data_out = data_in[sel] ;
39 o  endmodule

```

TOP file (Systolic Array)

- This generic module instantiate all the above module to generate a generic Systolic Array With any value of DATAWIDTH , N_SIZE

```

23 module systolic_array #(parameter integer DATAWIDTH=16,parameter integer N_SIZE=5)
24 (
25     input clk,rst_n,valid_in,
26     input [DATAWIDTH-1:0] matrix_a_in [N_SIZE-1:0],
27     input [DATAWIDTH-1:0] matrix_b_in [N_SIZE-1:0],
28     output valid_out,
29     output [2*(DATAWIDTH)-1:0] matrix_c_out [N_SIZE-1:0]
30 );
31 //A reg array
32 wire [DATAWIDTH-1:0] output_A [N_SIZE-1:0];
33 wire [N_SIZE-1:0] valid_A,rst_A ;
34 wire [2*(DATAWIDTH)-1:0] out_c [N_SIZE-1:0][N_SIZE-1:0];
35 wire valid_out_matrix [N_SIZE-1:0][N_SIZE-1:0];
36 wire Start_out [N_SIZE-1:0][N_SIZE-1:0];
37
38 REG_array # (.DATAWIDTH(DATAWIDTH),.N_SIZE(N_SIZE)) ArrayA
39 (
40     .clk (clk),.valid_in (valid_in),.rst_n(rst_n),
41     .matrix_in (matrix_a_in),
42     .valid_out(valid_A),
43     .matrix_out (output_A)
44 );

```

```

66 //valid flag
67 wire Start_out_flag;
68 o assign valid_out = valid_out_matrix[0][N_SIZE-1];
69 o assign Start_out_flag = valid_out_matrix[0][N_SIZE-2];
70
71 //output
72 MUX #(.DATAWIDTH(DATAWIDTH),.N_SIZE(N_SIZE)) MUX_OUT
73 (   .valid (valid_out), .clk (clk),.rst_n(rst_n),
74     .data_in (out_c),
75     .data_out(matrix_c_out)
76 );
77 endmodule

```

```

45 //B reg array
46 wire [DATAWIDTH-1:0] output_B [N_SIZE-1:0];
47 wire [N_SIZE-1:0] valid_B,rst_B ;
48
49 REG_array # (.DATAWIDTH(DATAWIDTH),.N_SIZE(N_SIZE)) ArrayB
50 (
51     .clk (clk),.valid_in (valid_in),.rst_n(rst_n),
52     .matrix_in (matrix_b_in),
53     .valid_out(valid_B),
54     .matrix_out (output_B)
55 );
56
57 //PE_array
58 PE_array # (.DATAWIDTH(DATAWIDTH),.N_SIZE(N_SIZE)) pe_array (
59     .in_A (output_A),
60     .in_B (output_B),
61     .valid_B (valid_B),
62     .clk(clk),.rst_n(rst_n),
63     .out_c (out_c),
64     .valid_out (valid_out_matrix)
65 );

```