


Assignment -01

① Draw block diagram of 8251A programmable communication Interface and Explain?



It includes four Sections


- ① Read/Write Control Logic
- ② Transmitter Sections
- ③ Receiver Sections
- ④ Modem Control

① Read/Write Control Logic

★ \overline{CS} (chip Select): It is a chip select terminal goes low the 8251A is selected for serial to parallel and parallel to serial data conversion.

★ C/\overline{O} (Control/Data): A high on this terminal addresses the control register or status register for Read/Write operation. A low on this terminal addresses the data bus buffer to Read/Write the serial or parallel data.

- ★ **WTR** It is an active low write signal. When this terminal goes low, the MP either writes the control word register or sends o/p to the data buffer. This pin is connected to either low or $\overline{\text{MEMW}}$ signal.
- ★ **$\overline{\text{RD}}$** It is an active low read signal. When this terminal goes low, the MP either reads status from the status register or accepts data from the data buffer.
- ★ **RESET** It is a Reset i/p pin. When this terminal is high, it resets the SASI and forces it in the idle mode.
- ★ **CLK**: This is a clk input, usually connected with the system clock.
- ★ **Control Register** This is a 16-bit register and contains the control word with 2 independent bytes.
- ★ **Status Register** This i/p register checks the Ready status of a peripheral. This register is addressed as an i/p port when c/d terminal is high.
- ★ **Data bus buffer**: This is bidirectional register & can be addressed as an i/p port & and o/p port when c/d (Control Data) pin is low.



② Transmitter Section

- ★ The transmitter accepts parallel data from the MPU and converts them into serial data.
- ★ It has 2 named as buffer register and output register.

★ RD (Transmit Data)

It is transmit data terminal. The serial bits are transmitted on this line.

★ $\overline{\text{Tx}}\text{C}$ (Transmitter Clock)

This pin is a Transmitter Clock. This signal controls the rate @ which bits are to be transmitted by the 8251A. The clk frequency can be 1, 16 or 64 times of e^- baud.

★ Tx Rdy (Transmitter Ready)

This is Transmitter Ready pin. When it is high, it indicates that e^- buffer is empty and e^- 8251 is ready to accept a byte.

★ Tx E (Transmitter Empty)

It is used as o/p terminal. A high on this line indicates that e^- o/p register empty.

③ Receiver Section

★ The receiver section accepts serial data on e^- Rx D line from a peripheral and converts them into parallel data.

★ This section has two registers: the receiver i/p register & the buffer register.

★ Rx D (Read / Receive Data) It is receive data terminal. The serial bits are received on this line & converted to a parallel byte in e^- receiver i/p register.

★ Tx C (Receiver Clock): This pin is Receiver clk. This controls the rate @ which bits are received by e^- 8251A.

★ Rx Rdy (Receiver Ready)

This is Receiver Ready pin. When this o/p terminal is high, the 8251A has a character in e^- buffer register & is ready to transfer it to the MP.

Modem Control

The modem control section of μ 8251A provides 2 i/p signals \overline{DSR} (Data Set Ready), \overline{CTB} (Clear to Send) and two o/p control signals DTR (Data Terminal Ready), RTS (Request to send) to handle DTE and DCE.

\overline{DSR} (Data Set Ready)

This is an active low i/p terminal used by μ -modem to indicate that it is ready for communication.

\overline{CTB} (Clear to Send)

This active low i/p terminal is used by μ -modem to signal the DTE that μ -communication channel is clear & it can send out μ -serial data.

DTR (Data Terminal Ready)

This o/p signal is used by μ 8251 to signal μ -modem to indicate that μ -terminal is ready to communicate.

RTS (Request to Send)

This o/p signal is used by μ 8251A to signal to modem that it has data to be transmitted.