
CISC processors \* Complex Inetry, Set computer \* When an MCU supports many addressing modes for ALU instructions & for memory accesses & douta - & for instructions, the MCU is faid to g Cisc an chitecture \* Longe number of complex instruction \* Instructions are of vouiable no, of bytes.
\*Instructions take vouying ant, of time
rection execution Section D I Anxwer the following 230 Explain the working of TED Hipflop This is a much employ version of J.K flipflop Both e- JEKi/p one connected together & thus also called a single Input J.k flipflop When clock pluse is given to e- flippiop begins to toggle Truth table T Qn+1 0 0

D Kipflop

D flippiop is actually a slight modification of e above explained dt sp tiptiop from e- tiquie you can see that e D ilp is connected to silp Ele complement of the D i/p is connected to c. e Rilp

When cia 1 the laten is placed in - getor react state boxed on value of D

to D=1, the Q olp goes to1 15 D=0, the Q olp goes too.



tunction table OD Next State of 9. 10 Q=0 React Q=1 Set

(b) Write a note on e d/z moder of data trans fen.

There data has to be moved stored or send from or b/w the processor, external mry or 10 devices

The dly data type have seen

The loc, from which data is copied is called source & loc, where is it pasted is called destination

During this operation c- contents of source are not


auton ed

The Data during this operation e- contents of lource One not autorod

An inst,, ia a command to emp to perform a given aperation on specified data Opcode & operand opcode - Specifies what aperation to be penformed operand -> data to be operated Based on Source & destination loc, data transfer operation \* Data transfer from 1 register to other is classified \* Data transfer b/w mry loc, & viegister \* Load direct data to acc, or registor or may loc, \* Data transfer b/w 1/0 devices & accumulator Comonly used data transfer operation · Mov DST, SRC · MvI Dst, Direct data · Pop 27 (a) Explain interrupt cycle with a neat diagram. Interrupt cycle The interrupt cycle is a hardware implementation of a branch & save return address operation An interrupt cycle flipplop R ix Included in a comp When R=0, the comp, goes through an intruction cycle During e- execute phase of e- inst,, cycle IEN is checked by e control. If it is og it indicates that e programmen goes not want to use any intrrupt, so control continues with or next inst, If IEN is , control checks e-flag bits If both flag a one o, it indecentes that neither e nor e- of acquisters are ready for transfer of

In this cage control continuos with e-nxt inst, cycle if either plag is set to 1 while IEN = 1 thippiop & is set to 1

At e end of e-execute phase, control checks e-value of R, and if it is equal to 1, it goes to an interrupt instead of an instr, cycle



(b) Explain various i/p o/p instruction
1/p & o/p instru, one needed for transetering into to &
from Ac, register, for checking e that bits & for controlling
e interrupt facility

Up & o/p inixty have an operation. code IIII & are recognized by control when D7 = 1 & 1=1

The INP Instr. transfers e ilp into, from INPR into
-c' 8 low order bits of AC & also clears e- i/p tlag
to 0

The instru, that is skipped will namely be branch inst, to vieturn & check of flag again.

The branch int, is not skipped if or flag = 0. It that is executed the last a inst, set and closer an interrupt enable this flops IEN The purpose of IEN is explained in Conjunction with or interrupt operation.

INP	AC(0-7) 4 INPR, FGIEO	1 1/p chan. to AC
TUO	OUTR - ACCO-7), FGO +0	olp chas from Ac
Ski	if (FGI = 1) then (PCE PC+1)	Skip on ilp blag
Sko	ib (FGO=1) then CPC +PC+1)	skip on olp glag
ION	IEN < 1	Interrupt enable or
IOF	IEN 40	Interrupt enable of