#### Homework 4

1. Textbook Problems 4.37: Write the HDL gate-level hierarchical description of a four-bit adder-subtractor for unsigned binary numbers. The circuit is similar to Fig.4.13 but without output V. You can instantiate the four-bit full adder described in HDL Example 4.2. (see Problems 4.13 and 4.40.) Write a test bench to test your module.

```
4bit_adder_subtractor.v
module half_adder(output S, C, input x, y);
    // Instantiate primitive gates
    xor(S, x, y);
    and (C, x, y);
endmodule
module full_adder(output S, C, input x, y, z);
    wire S1, C1, C2;
    // Instantiate half_adders
    half adder HA1 (S1, C1, x, y);
    half_adder HA2 (S, C2, S1, z);
    or G1 (C, C2, C1);
endmodule
module ripple_carry_4_bit_adder(output [3:0] Sum, output C4,
    input [3:0] A, B, input CO);
    wire C1, C2, C3; // Intermediate Carries
    // Instantiate full adders
    full_adder FA0 (Sum[0], C1, A[0], B[0], C0),
               FA1 (Sum[1], C2, A[1], B[1], C1),
               FA2 (Sum[2], C3, A[2], B[2], C2),
               FA3 (Sum[3], C4, A[3], B[3], C3);
endmodule
4bit_adder_subtractor_tb.v:
module four_bit_adder_subtractor_tb;
    // Inputs
    reg [3:0] A;
    reg [3:0] B;
```

```
reg Cin;
    // Outputs
    wire Cout;
    wire [3:0] Sum;
    // Instantiate the Unit Under Test (UUT)
    ripple_carry_4_bit_adder uut(.Sum(Sum), .C4(Cout), .A(A), .B(B),
.C0(Cin));
    initial
    begin
        $display("Time\t A \t B \t Cin \t | Sum \t Cout");
        $monitor("%3g\t %b \t %b \t %b \t | %b
                                                   %b", $time, A, B,
Cin, Sum, Cout);
    end
    initial
    begin
        A = 0000; B = 0001; Cin = 0;
         #10 A=0100; B=1011; Cin=0;
         #10 A=1000; B=0010; Cin=0;
         #10 A=0100; B=0011; Cin=1;
         #10 A=1100; B=0011; Cin=1;
         #10 A=1100; B=0100; Cin=1;
         #10 A=0100; B=0000; Cin=0;
         #10 A=0100; B=0001; Cin=0;
         #10 A=0100; B=0010; Cin=0;
         #10 A=0100; B=0000; Cin=1;
         #10 A=0100; B=0001; Cin=1;
         #10 A=0100; B=0010; Cin=1;
        #10 $finish;
    end
endmodule
Output:
  Time
          Α
                             Cin
                                   Sum
                                          Cout
    0
          0000
                    0001
                              0
                                     0001
                                            0
   10
          0100
                    0011
                              0
                                     0111
                                            0
   20
          1000
                    1010
                              0
                                     0010
                                            1
    30
          0100
                    1011
                              1
                                     0000
                                            1
   40
          1100
                    1011
                              1
                                     1000
                                            1
                              1
   50
          1100
                    0100
                                     0001
                                            1
    60
          0100
                    0000
                              0
                                     0100
                                            0
```

70

0100

0001

0

0101

0

80	0100	1010	0	1110	0
90	0100	0000	1	0101	0
100	0100	0001	1	0110	0
110	0100	1010	1	1111	0

## 2. Textbook Problems 4.13 (p.184):

**4.13**\* The adder–subtractor circuit of Fig. 4.13 has the following values for mode input *M* and data inputs *A* and *B*.

	M	A	B
(a)	0	0111	0110
(b)	0	1000	1001
(c)	1	1100	1000
(d)	1	0101	1010
(e)	1	0000	0001

In each case, determine the values of the four SUM outputs, the carry C, and overflow V. (HDL—see Problems 4.37 and 4.40.)

(a)

Cin = 0	C3	C2	C1	C0
	1	1	0	0
A	0	1	1	1
В	0	1	1	0
A + B =	1	1	0	1
Cout = 0				

Sum = 1101

$$C = Cout = 0$$

$$V = (Cout ^C3) = 0 ^1 = 1$$

(b)

Cin = 0	C3	C2	C1	C0
	0	0	0	0
A	1	0	0	0
В	1	0	0	1
A + B =	0	0	0	1
Cout = 1				

$$Sum=0001$$

$$C = Cout = 1$$

$$V = (Cout ^C3) = (1 ^0) = 1$$

(c)

Cin = 1	C3	C2	C1	C0
	1	1	1	1
A	1	1	0	0
В	0	1	1	1
A + B =	0	1	0	0
Cout = 1				

$$Sum = 0111$$

$$C = Cout = 1$$

$$V = (Cout ^C3) = (1 ^1) = 0$$

(d)

Cin = 1	C3	C2	C1	C0
	1	0	1	1
A	0	1	0	1
В	0	1	0	1
A + B =	1	0	1	1
Cout = 0				

$$Sum = 1011$$

$$C = Cout = 0$$

$$V = (Cout ^C3) = (0 ^1) = 1$$

(e)

Cin = 1	C3	C2	C1	C0
	0	0	0	0
A	0	0	0	0
В	0	0	0	1
A + B =	1	1	1	1
Cout = 0				

$$C = Cout = 0$$

$$V = (Cout ^C3) = (0 ^0) = 0$$

#### 3. Textbook Problems 4.44:

4.44 Using a case statement, write an HDL behavioral description of a eight-bit arithmetic-logic unit (ALU). The circuit has a three-bit select bus (Sel), sixteen-bit input datapaths (A[15:0] and B[15:0]), an eight-bit output datapath (y[15:0]), and performs the arithmetic and logic operations listed below.


Sel	Operation	Description
000	y = 8'b0	
001	y = A & B	Bitwise AND
010	$y = A \mid B$	Bitwise OR
011	$y = A \wedge B$	Bitwise exclusive OR
100	y = ~A	Bitwise complement
101	y = A - B	Subtract
110	y = A + B	Add (Assume A and B are unsigned)
111	y = 8'hFF	

### ALU.v:

```
module ALU (output [7:0] Y, input[7:0] A, B, input [2:0] Sel);
  always @ (A, B, Sel)
  begin
  y = 0;
  case (Sel)
     3'b000: y = 8'b0;
     3'b001: y = A \& B;
     3'b010: y = A \mid B;
     3'b011: y = A ^ B;
     3'b100: y = A + B;
     3'b101: y = A - B;
     3'b110: y = \sim A;
     3'b111: y = 8'hFF;
  endcase
  end
endmodule
```

4. Design a binary sequence detector that detects the sequence *000*. Overlap is allowed. You may use either D flip-flops or JK flip-flops. Write a Verilog program to verify your design.

## (i) State Diagram



# (ii) Assign States

(iii) State Table

$Q_1(t)$	$Q_0(t)$	I(t)	$Q_1(t+1)$	$Q_0(t+1)$	F(t)
0	0	0	1	0	0
0	0	1	0	0	0
0	1	0	0	0	1
0	1	1	0	1	0
1	0	1	1	0	0

Using D flip-flops:


$$D_0 = Q_1 \bar{I} + Q_0 I$$

$Q_1Q_2$				
I	00	01	11	10
0	0	0	X	1
1	0	1	X	0

$$D_1 = \overline{Q_1} * \overline{Q_0} * \overline{I} + Q_1 I$$

$Q_1Q_2$				
I	00	01	11	10
0	1	0	X	0
1	0	0	X	1

(iv) Circuit Diagram:



**Self-Evaluation:** I have answered every question in this homework assignment to the best of my ability. I would give myself the maximum points allowed for this assignment which is 55 points.