


# A VARIABLE-SIZE SHIFT/ADD MULTIPLIER ARCHITECTURE

<u>VLSI II — 2018/2019 — TEAM 8</u>

**EVANGELOU GEORGIOS NIKOLAOS ROUSSOS** 


## THE IMPLEMENTED ALGORITHM

### "Add and shift" multiply algorithm (Moore model)




# THE MAIN COMPONENTS


#### System Example: 8x8 multiplier




### OUR BOTTOM-UP ARCHITECTURE



#### LEVEL 4 IMPLEMENTATION



### UNIT COMMUNICATION



#### OUR SYSTEM AS A FINITE-STATE MACHINE

```
entity Testbench is
           generic (n: integer := 8);
                       tl, Input2: in std logic vector(n-1 downto 0);
                             n std logic;
                              out std logic vector(2*n-1 downto 0);
      THE TESTBENCH
                        ofMult: out std logic );
                             Testbench is
                             : integer := 500e6;
      ■ n = 8 bits
                             time := 1000 ms / ClkFreq;
      \blacksquare f_{\text{nominal}} = 500 \text{MHz}
                             logic := '0';
  be
                             fter ClkPer / 2;
                             brk.SAM(EvangelouRoussos)
                             generic map(n)
                             port map ( Inputl, Input2, Start, CLK, Product,
  end our test;
```

♦ Objects				
▼Name	△ Value	Kind	Mode	
◆ CLK	1	Signal	Internal	
♦ ClkFreq	32'h1DCD6500	Constant	Internal	
♦ ClkPer	2 ns	Constant	Internal	
🚣 EndofMult	1	Signal	Out	
🛨 👉 Input1	8'hEE	Signal	In	
🗐 👉 Input2	8'h99	Signal	In	
Product  ■	16'h8E3E	Signal	Out	
<table-cell-columns> Start</table-cell-columns>	0	Signal	In	
🏇 n	32'h8	Generic	In	

▼Name	△ Value	Kind	Mode
◆ CLK	1	Signal	Internal
◆ ClkFreq	32'h1DCD650		Internal
♦ ClkPer	2 ns	Constant	Internal
🚣 EndofMult	1	Signal	Out
🕳 🐠 Input1	8'h00	Signal	In
🖪 👍 Input2	8'h00	Signal	In
📆 👆 Product	16'h0000	Signal	Out
📣 Start	0	Signal	In
♣ n	32'h8	Generic	In

▼Name	△ Value	Kind	Mode
CLK	0	Signal	Internal
ClkFreq	32'h989680	Constant	Internal
♦ ClkPer	100 ns	Constant	Internal
👆 👆 EndofMult	1	Signal	Out
🗐 👉 Input1	16'hEAEA	Signal	In
🗐 👍 Input2	16'h9193	Signal	In
🖃 👆 Product	32'h85956E5E	Signal	Out
📣 Start	0	Signal	In
♣ n	32'h10	Generic	In

▼Name	△ Value	Kind	Mode
◆ CLK	1	Signal	Internal
ClkFreq	32'h1DCD6500	Constant	Internal
ClkPer	2 ns	Constant	Internal
👆 EndofMult	1	Signal	Out
🖪 🤣 Input1	8'hCB	Signal	In
🖪 🥠 Input2	8'hBC	Signal	In
■-◆ Product	16'h9514	Signal	Out
◆ Start	0	Signal	In
♣ n	32'h8	Generic	In

▼Name	△ Value	Kind	Mode
◆ CLK	1	Signal	Internal
ClkFreq	32'h1DCD6500	Constant	Internal
ClkPer	2 ns	Constant	Internal
👆 EndofMult	1	Signal	Out
🖪 👉 Input1	8'hFF	Signal	In
🖪 👉 Input2	8'hFF	Signal	In
🖃 🐴 Product	16'hFE01	Signal	Out
👍 Start	0	Signal	In
🍫 n	32'h8	Generic	In

	▼ Name △	Value	Kind	Mode
1	◆ CLK	0	Signal	Internal
ś	ClkFreq	32'h989680	Constant	Internal
4	♦ ClkPer	100 ns	Constant	Internal
á	👆 EndofMult	1	Signal	Out
i	🕳 🤣 Input1	32'h12345678	Signal	In
3	🖪 🤣 Input2	32'hABCDEF12	Signal	In
Š	🕳 🔷 Product	64'h0C379AAB8A801C70	Signal	Out
	♦ Start	0	Signal	In
ł	👍 n	32'h20	Generic	In

FN	lame	Δ	Value	Kind	Mode
	<b>*</b>	CLK	1	Signal	Internal
	<b>*</b>	ClkFreq	32'h1DCD6500	Constant	Internal
	<b>*</b>	ClkPer	2 ns	Constant	Internal
	4	EndofMult	1	Signal	Out
	4	Input1	8'h23	Signal	In
	4	Input2	8'hAA	Signal	In
	4	Product	16'h173E	Signal	Out
	<b>4</b>	Start	0	Signal	In
	4	n	32'h8	Generic	In

▼ Name	△ Value	Kind	Mode
CLK	0	Signal	Internal
ClkFreq	32'h1DCD6500	Constant	Internal
ClkPer	2 ns	Constant	Internal
👆 EndofMult	1	Signal	Out
🗐 🤣 Input1	8'h5B	Signal	In
🗐 🛷 Input2	8'h10	Signal	In
🖃 🔷 Product	16'h05B0	Signal	Out
👉 Start	0	Signal	In
🤣 n	32'h8	Generic	In

#### FURTHER IMPROVEMENTS:



Blocked Carry Select Adder for higher number of bits



Unification of registers ACC and OPB, in order to execute shifting in one clock cycle instead of two



Conditional Execution of Addition clock cycles depending on operator's B least significant bit



Add extra Addition clock cycles and increase clock frequency