Санкт-Петербургский политехнический университет Петра Великого Институт компьютерных наук и технологий Кафедра компьютерных систем и программных технологий

Отчёт по курсовой работе

Дисциплина: Высокоуровневое моделирование средствами SystemC **Тема**: Разработка потактовой модели процессора

Выполнил студент гр. 13541/2			Чеботарев Г.М.	
1	(подпись)		•	
Руководитель	·		Мамутова О.В.	
	(подпись)			
		66	" 2017	Г

Санкт-Петербург

Оглавление

1.		Tex	ническое задание:	4
2.	. Кр	атк	ая документация по микпроцессору	6
	2.1	1. A _l	рхитектура разработанного микропроцессора	6
	2.2	2.	Описание работы	6
	2.3	3. Pe	еализованне иструкции	7
3.		Tec	тирование	8
	3.1	1. Bı	иртуальная память	8
	3.2	2.	Кэш	9
	3.3	3.	Декодер команд	10
	3.4	4.	Арифметически-логическое устройство	10
	3.5	5.	Устройство I/O	11
	3.6	5 .	Контроллер памяти	11
	3.7	7.	Тестирование всего микропроцессора	13
4.	. !	Про	рграммы и алгоритмы	17
	4.1	1. Co	ортировка	17
	4.2	2.	Умножение матриц	19
	4.3	3.	Медианный фильтр для двумерного массива	21
5.	. :	Зак	лючение	29
6.	. !	При	ложения	30
	Пр	оило	ожение 1. Тестирование виртуальной памяти	30
	Пр	илс	ожение 2. Тестирование блока кэша	37
	Пр	оило	ожение 3. Тестирование декодера команд	41
	Пр	илс	ожение 4. Тестирование арифметически-логического устройства	42
	Пр	илс	ожение 5. Тестирование блока i/o	45
	Пр	оило	ожение 6. Тестирование контроллера памяти	47
	Пр	илс	ожение 7. Общее тестирование	53
	Пр	оило	ожение 8. Тест сортироки с 201 элементом	59
	Пр	оило	ожение 9. Тест умножения матрицы 10 на 10	65
	Пр	илс	ожение 10. Тест медианного фильтра	72
	Пр	оило	ожение 11. Виртуальная память	81
	Пр	оило	ожение 12. Кэш	87
	Пр	оило	ожение 13. Контроллер памяти	92
	Пр	оило	ожение 14. Декодер команд	107
	Пр	оилс	ожение 15. Арифметико-логический блок	108

Приложение 16. Блок ввода-вывода	113
Приложение 17. Тор-модуль	115

1. Техническое задание:

Раздел 1. Спецификация компонентов процессорной системы.

Обязательные компоненты системы: АЛУ, контроллер памяти, регистровый файл.

Дополнительные компоненты системы по индивидуальному заданию:

- контроллер прямого доступа к памяти (DMA)
- поддержка виртуальной памяти (MMU)
- поддержка защиты памяти (MPU)
- кэш-память команд/данных (\$I/D)
- интерфейс ввода/вывода (GPIO)

Варианты индивидуальных заданий

Nº π/π	DMA	MMU	MPU	\$I/D	GPIO
1	+	+			+
2	+		+		+
3	+			+	+
4		+	+		+
5		+		+	+
6			+	+	+

Предусмотреть отладочный режим работы модулей.

Раздел 2. Спецификация системного окружения для отладки и тестирования процессора.

Допущения:

Время доступа к внешней памяти — от 7 процессорных тактов.

Раздел 3. Спецификация системы команд процессора типа RISC, исходя из выбранного набора компонентов процессорной системы и целевых алгоритмов.

Раздел 4. Разработка описания ядра процессора, компонентов процессорной системы и элементов системного окружения на языке SystemC.

Раздел 5. Модульное тестирование разработанной системы.

Раздел 6. Создание программы в машинных кодах для реализации заданных алгоритмов. Демонстрация работоспособности процессора. Оценка эффективности выполнения алгоритмов.

Алгоритмы:

1. Сортировка (для массивов размером до 1024 слов)

```
a[n]
FOR j=0 TO n-2 STEP 1
f=0
FOR i=0 TO n-1-j STEP 1
IF a[i] > a[i+1] THEN
SWAP A[i], A[i+1]
f=1
IF f=0 THEN EXIT FOR
```

2. Умножение матриц (для матриц с каждой размерностью до 1024 слов)

```
a[n][m]
b[m][p]
q[n][p] = 0

FOR i = 0 TO n-1 STEP 1

FOR j = 0 TO p-1 STEP 1

FOR k = 0 TO m-1 STEP 1

q[i][j] = q[i][j] + a[i][k]*b[k][j]
```

3. Медианный фильтр для двумерного массива

```
matrix[m_width][m_height]
edgex = win_width / 2;
edgey = win_height / 2;
for (x = edgex; x < m_width - edgex; x++){
    for (y = edgey; y < m_height - edgey; y++){
        window[win_width][win_height]
        for (fx = 0; fx < win_width; fx++){
            for (fy = 0; fy < win_height; fy++){
                  window[fx][fy] := matrix[x + fx - edgex][y + fy - edgey]
            }
        }
        sort window[][]
        matrix[x][y] := window[win_width / 2][win_height / 2]
    }
}</pre>
```

2. Краткая документация по микпроцессору

2.1. Архитектура разработанного микропроцессора




Рис. 1. Архитектура разработанного микропроцессора

Согласно варианту, была разработана следующая схема микропроцессора (рис. 1). Микропроцессор состоит из 6 модулей:

- 1. Арифметически-логическое устройство
- 2. Контроллер памяти
- 3. Кэш данных/команд
- 4. Модуль виртуальной памяти
- 5. Модуль ввода/вывода
- 6. Декодер команд

2.2. Описание работы

Контроллер памяти (КП) выступает так же в качестве управляющего устройства. УУ генерирует сигналы на считывание команд из памяти. Память представлена кэшем, блоком виртуальной памяти и непосредственно памятью в виде массива в тесте. Считав команду из памяти, КП передает команду на дешифрацию декодеру команд (ДК). ДК декодирует команду. Команда представлена 3 составляющими: КОП (8 бит), операнд 1 и операнд 2 (по 12 бит). Декодировав команду, ДК одновременно передает КОП и два операнда на входы АЛУ и КП. И АЛУ и КП анализируют КОП, и в случае, если КОП предназначен для них выполняют операцию. В противном случае, команда ими игнорируется. Основная работа происходит в КП, ДК, АЛУ, КЭШе, ВП, однако так же есть возможность записать и считать данные в/из модуля I/O.

Блок виртуальной памяти работает сразу с двумя массивами памяти. В момент запуска МП, виртуальная память погружается 1 страницей. Размер страница 256 байт. Максимальное количество загруженных страниц в ОЗУ равно 4. В случае, необходимости, 1 из страниц выгружается. После загрузки ВП, кэш так же инициализируется (считывая первый блок из 1 страницы). Размер кэша 16 байт, 32 блока. В случае получения команды end, данные сохраняются из кэша в ОЗУ, из ОЗУ в основной массив памяти.

2.3. Реализованне иструкции

Мнемоника команд:	Код	Описание команд
АЛУ		
Группа 1 – математические команды		
add reg1, reg2	00000010	Reg1 = reg1 + reg2
sub reg1, reg2	00010010	Reg1 = reg1 - reg2
mult reg1, reg2	00100010	Reg1 = reg1 * reg2
div re1, reg2	00110010	Reg1 = reg1 / reg2
inc reg1	01000010	Reg1 = reg1 + 1
dec reg1	01010010	Reg1 = reg1 – 1
 Группа 2 — команды булевой алгебры		
xor reg1, reg2	00000100	Reg1 = reg1 xor reg2
and reg1, reg2	00010100	Reg1 = reg1 and reg2
or reg1, reg2	00100100	Reg1 = reg1 or reg2
not re1, reg2	00110100	Reg1 = not reg1
Группа 3 — мат. сдвиги		
rs reg1	00000110	Reg1 = reg1 >> 1
ls reg1	00010110	Reg1 = reg1 << 1
rsn reg1, reg2	00100110	Reg1 = reg1 >> reg2
lsn reg1, reg2	00110110	Reg1 = reg1 << reg2
Группа 4 – мат. неравенства		
fbs reg1, reg2 (1)	00001000	Fbs = reg1 > reg2
fss reg1, reg2 (2)	00011000	Fss = reg1 < reg2
fbes reg1, reg2 (5)	00101000	Fbes = reg1 >= reg2
fses reg1, reg2 (6)	00111000	Fses = reg1 > reg2
fes reg1, reg2 (3)	01001000	Fes = reg1 == reg2
fnes reg1, reg2 (4)	01011000	Fnes = reg1 != reg2
***********	*****	********
Контроллер памяти		
Группа 1 — Команды с прямой адресацией		
mov addr, #5		
mov addr, addr	00000011	 Memory[addr] = number
mov addr, reg	00010011	Memory[addr1] = Memory[addr2]
mov reg1, reg2	00100011	Memory[addr] = reg

	1	
mov reg1, addr	00110011	Reg1 = reg2
mov reg, #5	01000011	Reg = addr
mov reg, cmd_counter	01010011	Reg = number
mov cmd_counter, reg	01100011	Reg = cmd_counter
	01110011	cmd_counter = reg
Группа 2 – Команды переходов		
jump #5	00000101	cmd_counter = number
cjmp idflag, addr	00010101	if(flag == true)
		cmd counter = number
ret	00100101	_
call addr	00110101	
Группа 3 – Команды с косвенной адресацией		
movx reg1, reg2	00000111	reg1 = memory[reg2]
movx reg1, addr	00010111	reg1 = memory[addr]
movm reg1, reg2	00100111	memory[reg2] = reg1
movm addr, reg2	00110111	memory[reg2] = memory[addr]
, 3		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
Группа 4 – команды і/о		
mov reg, ioreg	00001001	reg = ioreg
mov ioreg, reg	00011001	ioreg = reg
	1	1

Для тестирования микропроцессора, был написан набор тестов.

3. Тестирование

3.1. Виртуальная память




Рис. 2. Считывание страницы из основного блока памяти





Рис. 3. Запись страницы в основном блок памяти

Во время теста, на входы виртуальной памяти поступают запросы на считывание данных и их запись в разные страницы памяти. Блок ВМ подкачивает необходимые страницы, по мере необходимости. В некоторый момент, количество свободной памяти в ОЗУ становится недостаточным. Тогда ВМ проверяет страницу, которая находиться в ОЗУ дольше всех (принцип fifo). Если страница была модифицирована, то она сначала выгружается, и затем на освобождённое место подгружается нужная страница. Если же страница не была модифицирована, то запись происходит поверх.

Код теста приведен в Приложении 1. Код модуля в Приложении 11.



3.2. Кэш

Рис. 4. Загрузка и выгрузка блока памяти




Рис. 5. Выгрузка содержимого по сигналу.

Работа кэша, схожа с работой блока ВП. Тест так же схож. Главным отличием можно считать размер блоков. Блок кэша имеет размер 16 байт. В Кэше таких блоков 32. Разработанный

модуль кэша - прямого отображения. Test bench заключался в демонстрации возможностей разработанного модуля (загрузка различных блоков, перекрывающих друг друга и нет, с модификацией данных и без.) Код приведен в приложении 2. Код модуля в Приложении 12.

3.3. Декодер команд




Рис. 6. Декодирование команды

Декодер команд самый простой из модулей. Он принимает на вход 32-битную ячейку из памяти, и декодирует ее, выдавая на свои выходы КОП, Операнд1 и Операнд2. Тест приведен в приложении 3. Код модуля в Приложении 14.

3.4. Арифметически-логическое устройство

Рис. 7. Демонстрация работы

Арифметически-логический блок работает за один такт. На первом такте получает данные, на второй выдает результат. Команды АЛУ реализованы таким образом, что он работает только с РОН. Прямого взаимодействия с памятью не имеет. На рисунке 7 представлен приведен пример работы АЛУ, для ряда математических и логических операций. Первоначально значения записываются в регистры, после на каждом такте выполняется некоторая команда, пришедшая на вход (в данном случае это «+», «-», «*» и т.д.). Код теста приведен в Приложении 4. Код модуля в Приложении 15.

3.5. Устройство І/О




Рис. 8. Демонстрация работы модуля і/о

На первом такте МК подает сигнал записи данных в регистр i/o, на третьем пользователь читает данные. Затем пользователь подает свои данные, подкрепляя их сигналом записи. Код теста приведен в приложении 5. Код модуля в Приложении 16.

3.6. Контроллер памяти

Контроллер памяти так же является управляющим устройство, т.е. он генерируется сигналы для организации работы:




Рис. 9. Организация работы модулей.

На первом такте КП, генерирует сигнал на считывание команды из памяти (память на момент считывания готова к работе). После, полученная команда передается на вход ДК. На следующем такте команда возвращается в преобразованном виде (коп + 2 операнда). В зависимости от пришедшего КОП, будет выполнена та или иная операция (см. рис. 10)




Рис. 10. Работа контроллера памяти

Тест приведен в приложении 6. Код модуля в Приложении 13.

3.7. Тестирование всего микропроцессора

В завершении модули были собраны воедино, и был проведен небольшой тест на программе из 7 команд, по возможности демонстрирующий работу всех модулей МП.




Рис. 11. Загрузка первой страницы из «жесткого диска» в «ОЗУ»




Рис. 12. Загрузка первого блока кэша, после считывания первой страницы в «ОЗУ»




Рис. 13. Чтение команд из кэша, и исполнение




Рис. 14. Обработка сигнала завершения работы (сохранение данных в жесткий диск) Код теста приведен в приложении 7. Код top-модуля в Приложении 17.

4. Программы и алгоритмы

4.1. Сортировка

Для реализации алгоритма сортировки, приведенного ранее, был написан следующий ассемблерный код:

```
mov reg0, j;
                 # init
  mov reg1, i;
  mov reg2, f;
  mov reg3, n; # count of the elements
  mov reg13, reg3; # n - 2
  dec reg13;
  dec reg13;
  mov reg4, reg3;
  dec reg4;
             # n-1
  mov reg5, a;
                 # start address
  mov reg15, #1;
  jmp X3;
X1:
  inc reg0;
             # j++
  fbs reg0, reg13; # do while j \le n-2
  jmp fbs, X6;
  mov reg2, \#0; \# f = 0
  mov reg1, #0; \# i = 0
  dec reg4;
             # n - 1 - j
  jmp X3;
X2:
  inc reg1
             # i++
  fbs reg1, reg4 # do while i \le n - 1 - j
  jmp fbs, X1
X3:
  # A[i]
  mov reg6, reg1; #i
  add reg6, reg5; # i + a0
  movx reg7, reg6; # memory[i + a0]
  # A[i + 1]
  mov reg8, reg6; # i + a0
  inc reg8; #i + a0 + 1
  movx reg9, reg8; \# memory[i + a0 + 1]
  fbs reg7, reg9;
  jmp fbs, X4;
  jmp X5;
X4:
```

```
movm reg9, reg6;
movm reg7, reg8;
mov reg2, #1;

X5:
fes reg2, reg15;
jmp fes, X2;
jmp X1;

X6: end
```

Затем, ассемблерный код был преобразован в машинный:

```
// programm
hardware_memory[0] = 1392508928;
                                      // mov reg0, #0;
                                                         # init
hardware memory[1] = 1392513024;
                                      // mov reg1, #0;
hardware memory[2] = 1392517120;
                                      // mov reg2, #0;
hardware_memory[3] = 1392521416;
                                      // mov reg3, #200;
                                                          # count of the elements
hardware memory[4] = 855691267;
                                      // mov reg13, reg3;
                                                          # n - 2
hardware_memory[5] = 1375784960;
                                      // dec reg13;
hardware_memory[6] = 285212672;
                                      // dec reg13;
                                      // mov reg4, reg3;
hardware memory[7] = 855654403;
                                      // dec reg4;
hardware memory[8] = 1375748096;
                                                          # n-1
hardware memory[9] = 1392529508;
                                      // mov reg5, #100;
                                                          # start address
hardware_memory[10] = 1392570369;
                                      // mov reg15, #1;
hardware memory[11] = 83976192;
                                      // jmp X3(22);
hardware memory[12] = 1107296256;
                                      // inc reg0;
                                                          # j++
                                                                        !X1
hardware memory[13] = 134217741;
                                      // fbs reg0, reg13;
                                                          # do while i \le n-2
hardware_memory[14] = 352325669;
                                      // jmp fbs, X6(37);
hardware_memory[15] = 1392517120;
                                      // mov reg2, #0;
                                                          # f = 0
hardware memory[16] = 1392513024;
                                      // mov reg1, #0;
                                                          #i = 0
                                      // dec reg4;
hardware_memory[17] = 1375748096;
                                                          #n-1-j
hardware_memory[18] = 83976192;
                                      // jmp X3(22);
                                      // inc reg1
hardware memory[19] = 1107300352;
                                                          # i++
                                                                        !X2
                                      // fbs reg1, reg4
                                                          # do while i <= n - 1 - j
hardware_memory[20] = 134221828;
hardware memory[21] = 352325644;
                                      // jmp fbs, X1(12)
hardware memory[22] = 855662593;
                                      // mov reg6, reg1;
                                                          # i
                                                                 A[i]
                                                                        !X3
hardware_memory[23] = 33579013;
                                      // add reg6, reg5;
                                                          # i + a0
hardware memory[24] = 117469190;
                                      // movx reg7, reg6;
                                                          # memory[i + a0]
hardware memory[25] = 855670790;
                                      // mov reg8, reg6;
                                                          #i + a0
                                                                        A[i + 1]
hardware_memory[26] = 1107329024;
                                      // inc reg8;
                                                          #i + a0 + 1
hardware_memory[27] = 117477384;
                                      // movx reg9, reg8;
                                                          # memory[i + a0 + 1]
hardware memory[28] = 134246409;
                                      // fbs reg7, reg9;
hardware_memory[29] = 352325663;
                                      // jmp fbs, X4(31);
hardware memory[30] = 84025344;
                                      // jmp X5(34);
hardware memory[31] = 654348294;
                                      // movm reg9, reg6; # swap
                                                                         !X4
hardware_memory[32] = 654340104;
                                      // movm reg7, reg8;
hardware_memory[33] = 1392517121;
                                      // mov reg2, #1;
                                                          # f = 1
                                      // fes reg2, reg15;
                                                                        !X5
hardware_memory[34] = 1207967759;
                                                          #
```

```
hardware_memory[35] = 352333843; // jmp fes, X2(19); # if f == 1 the cycle is contin
hardware_memory[36] = 83935232; // jmp X1;
hardware_memory[37] = 1157627904; // end # !X6
```

Данный код, сортирует данные, расположенные с 100 по 300 адрес включительно. Для выполнения сортироки требуется 30 секунд. Результат будет приведен на демонстрации. Код был отлажен на размерности 5, после было увеличено количество сортируемых элементов до 201. Тест приведен в Приложении 8.

4.2. Умножение матриц

Алгоритм умножения матриц так же приведен в отчете выше. Для его реализации был написан следующий код, на языке ассемблер (на основе имеющихся команд в МП)

```
mov reg0, i;
  mov reg1, j;
  mov reg2, k;
  mov reg3, n;
  mov reg4, m;
  mov reg5, p;
  mov reg6, a0;
  mov reg7, b0;
  mov reg8, c0;
  jump X3
X1:
  mov reg1, 0;
                   # j = 0
  fes reg0, reg3;
                   # set flag-fes, if i == n
  jump fes, X4;
                   # if flag-fes is set, jump to X4
  inc reg0;
                 # reg0++
X2:
  mov reg2, 0;
                   # k = 0
  #q[i][j]
  mov reg12, reg0; #i
  mult reg12, reg3; #i*n
  add reg12, reg1; #i*n+j
  add reg12, reg8; # c0 + i * n + j
  movm reg11, reg12; \# memory[c0 + i * n + j] = reg11
                     # reset register
  mov reg11, #0;
  fes reg1, reg5;
                    # set flag-fes, if j == p
                   # if flag-fes is set, jump to X1
  jump fes, X1;
  inc reg1;
                 # reg1++
  \#q[n*i+j] = q[n*i+j] + a[i*n+k] * b[k*m+j]
  #a[i][k]
  mov reg9, reg0;
                     # i
                     # i * n
  mult reg9, reg3;
  add reg9, reg2;
                    #i*n+k
```

```
add reg9, reg6;
                     # a0 + i * n + k
                      \# reg9 = memory[a0 + i * n + k]
  movx reg9, reg9;
  #b[k][j]
  mov reg10, reg2;
                      # k
  mult reg10, reg4; # k * m
                      # k * m + j
  add reg10, reg1;
                      # b0 + k * m + j
  add reg10, reg7;
  movx reg10, reg10; \# reg10 = memory[b0 + k * m + j]
  #q[i][i]
  mult reg9, reg10; # a[i][k]*b[k][j]
  add reg11, reg9;
                      # q[i][j] + a[i][k]*b[k][j]
  fes reg2, reg4;
                    # set flag-fes, if k == m
  jump fes, X2;
                    # if flag-fes is set, jump to X2
  inc reg2;
                  # reg2++
  jump X3;
X4:
  ret;
```

Затем, ассемблерный код был преобразован в машинный:

```
hardware_memory[0] = 1392508928;
                                        // mov reg0, i;
hardware memory[1] = 1392513024;
                                        // mov reg1, j;
hardware memory[2] = 1392517120;
                                        // mov reg2, k;
hardware memory[3] = 1392521226;
                                        // mov reg3, n; n=10
hardware memory[4] = 855691267;
                                        // mov reg13, reg3;
hardware memory[5] = 1375784960;
                                        // dec reg13;
hardware memory[6] = 1392525322;
                                        // mov reg4, m; m=10
hardware memory[7] = 855695364;
                                        // mov reg14, reg4;
hardware_memory[8] = 1375789056;
                                        // dec reg14;
hardware memory[9] = 1392529418;
                                        // mov reg5, p; p=10
hardware memory[10] = 855699461;
                                        // mov reg15, reg5;
hardware memory[11] = 1375793152;
                                        // dec reg15;
hardware memory[12] = 1392533604;
                                        // mov reg6, #100;
                                                            # a0
hardware memory[13] = 1392538700;
                                        // mov reg7, #1100;
                                                             # b0
hardware_memory[14] = 1392543796;
                                        // mov reg8, #2100;
                                                             # c0
hardware memory[15] = 84013056;
                                        // jump X3
                                                                          X1!
hardware memory[16] = 1392513024;
                                        // mov reg1, 0;
                                                          # i = 0
hardware_memory[17] = 1207959565;
                                                           # set flag-fes, if i == n
                                        // fes reg0, reg13;
hardware memory[18] = 352333871;
                                        // cimp fes, X4;
                                                          # if flag-fes is set, jump to X4
hardware memory[19] = 1107296256;
                                        // inc reg0;
                                                         # reg0++
hardware memory[20] = 84013056;
                                        // jump X3
hardware memory[21] = 1392517120;
                                        // mov reg2, 0;
                                                           # k = 0
                                                                          X2!
hardware memory[22] = 855687168;
                                        // mov reg12, reg0;
                                                             # i
                                        // mult reg12, reg3; # i * n
hardware_memory[23] = 570474499;
                                                            #i*n+j
hardware memory[24] = 33603585;
                                        // add reg12, reg1;
hardware memory[25] = 33603592;
                                        // add reg12, reg8;
                                                            # c0 + i * n + j
hardware_memory[26] = 654356492;
                                        // movm reg11, reg12; \# m[c0 + i * n + j] = reg11
hardware memory[27] = 1392553984;
                                        // mov reg11, #0;
                                                            # reset register
hardware memory[28] = 1207963663;
                                        // fes reg1, reg15;
                                                            # set flag-fes, if j == p
```

```
hardware memory[29] = 352333840;
                                         // jump fes, X1;
                                                            # if flag-fes is set, jump to X1
hardware memory[30] = 1107300352;
                                         // inc reg1;
                                                          # reg1++
hardware memory[31] = 855674880;
                                         // mov reg9, reg0;
                                                              # i
                                                                            X3!
hardware memory[32] = 570462211;
                                         // mult reg9, reg3;
                                                             # i * n
hardware memory[33] = 33591298;
                                         // add reg9, reg2;
                                                             #i*n+k
hardware memory[34] = 33591302;
                                         // add reg9, reg6;
                                                             # a0 + i * n + k
hardware memory[35] = 117477385;
                                         // movx reg9, reg9;
                                                              \# reg9 = m[a0 + i * n + k]
hardware memory[36] = 855678978;
                                         // mov reg10, reg2;
                                                              # k
hardware memory[37] = 570466308;
                                         // mult reg10, reg4;
                                                              # k * m
hardware memory[38] = 33595393;
                                         // add reg10, reg1;
                                                              # k * m + j
hardware memory[39] = 33595399;
                                                              # b0 + k * m + j
                                         // add reg10, reg7;
hardware memory[40] = 117481482;
                                         // movx reg10, reg10; \# \text{ reg10} = m[b0 + k * m + j]
hardware memory[41] = 570462218;
                                         // mult reg9, reg10; # a[i][k]*b[k][j]
hardware memory[42] = 33599497;
                                         // add reg11, reg9;
                                                             \# q[i][j] + a[i][k]*b[k][j]
hardware memory[43] = 1207967758;
                                         // fes reg2, reg14;
                                                             # set flag-fes, if k == m
hardware memory[44] = 352333845;
                                         // jump fes, X2;
                                                            # if flag-fes is set, jump to X2
hardware memory[45] = 1107304448;
                                         // inc reg2;
                                                          # reg2++
hardware memory[46] = 84013056;
                                         // jump X3
hardware_memory[47] = 1157627904;
                                         // end
                                                                           X4!
                                                              #
```

Данная реализация умножает две матрицы 10 на 10, расположенные по адресам 100-199 и 1100-1199, и записывает результат с 2100-2199 адрес. Умножениематрицы 10 на 10 выполняется за 40 секунд. Алгоритм может быть использован как для умножения квадратных матриц, так и для прямоугольных. В связи с ограничением памяти 4кБайт, накладываются ограничения на размеры матриц. Код теста приведен в Приложении 9.

4.3. Медианный фильтр для двумерного массива

В качестве алгоритма для фильтра был использован следующий код:

```
matrix[m_width][m_height]
edgex = win_width / 2;
edgey = win_height / 2;
for (x = edgex; x < m_width - edgex; x++){
    for (y = edgey; y < m_height - edgey; y++){
        window[win_width][win_height]
        for (fx = 0; fx < win_width; fx++){
        for (fy = 0; fy < win_height; fy++){
            window[fx][fy] := matrix[x + fx - edgex][y + fy - edgey]
        }
    }
    sort window[][]
    matrix[x][y] := window[win_width / 2][win_height / 2]
}</pre>
```

При инициализации задается размер массива и размер окна. Элементы, попавшие в окно, копируются и сортируются. В отсортированном массиве окна выбирается средний элемент. Этот элемент непосредстввенно записывается в массив (в соответствующий адрес).

Ассемблерный код:

```
mov reg0, m width # m width
mov reg1, m height # m height
mov reg2, w width # w width
mov reg3, w_height # w height
mov reg14, reg2
mult reg14, reg3 # count of elements in window
mov reg15, #2
mov reg4, reg2
                 # w width
div reg4, reg15 # edgex = w_width/2
mov reg5, reg3
                # w height
div reg5, reg15
               \# edgey = w height/2
mov reg6, reg4
                # x = edgex
                                      # X1:
mov reg7, reg5 # y = edgey
                                      # X2:
mov reg8, #0
                # fx = 0
                                      # X3:
mov reg9, #0
                # fy = 0
                                      # X4:
#window[fx][fy] := matrix[x + fx - edgex][y + fy - edgey]
mov reg10, reg6 # x
add reg10, reg8 \# x + fx
sub reg10, reg4 \# x + fx - edgex
mult reg10,reg0 \# (x + fx - edgex) * m width
add reg10, reg7 # (x + fx - edgex) * m_width + y
add reg10, reg9 \# (x + fx - edgex) * m width + y + fy
sub reg10, reg5 \# (x + fx - edgex) * m_width + y + fy - edgey
add reg10, #200 # 200 + (x + fx - edgex) * m_width + y + fy - edgey = bias in memory to
element
movx reg10, reg10 # reg10 = memory[reg10]
mov reg11, reg8 # fx
mult reg11, reg2 # fx * w width
add reg11, reg9 # fx * w width + fy
add reg11, #128 # 128 + fx * w_width + fy = bias in the window memory
movm reg10, reg11 # memory[reg11] = reg10
# цикл 4
inc reg9
fss reg9, reg3
               # if reg9 < w height
jmp fss, X4
```

```
# цикл 3
inc reg8
fss reg8, reg2
               # if reg8 < w width
jmp fss, X3
call save reg
mov reg3, reg14; # count of the elements in window
call sort
call read reg
#matrix[x][y] := window[w width / 2][w height / 2]
mov reg10, reg2 # w width
div reg10, reg15 # w width / 2
mult reg10, reg2 # w_width / 2 * w_width
mov reg11, reg3 # w height
div reg11, reg15 # w_height / 2
add reg10, reg11 # w width / 2 * w width + w height / 2
add reg10, #128 # 128 + w width / 2 * w width + w height / 2
movx reg10, reg10 # reg10 = memory[reg10]
mov reg11, reg6 # x
mult reg11, reg0 # x * m width
add reg11, reg7 # x * m width + y
add reg11, #200
movm reg10, reg11 # memory[reg11] = reg10
# цикл 2
inc reg7
mov reg15, reg1 # m_height
sub reg15, reg5 # m_height - edgey
fss reg7, reg15 # if reg7 < reg15
jmp fss, X2
# цикл 1
inc reg6
mov reg15, reg0 # m width
sub reg15, reg4 # m width - edgex
fss reg6, reg15 # if reg6 < reg15
jmp fss, X1
end
save reg:
  mov #100, reg0
  mov #101, reg1
  mov #102, reg2
  mov #104, reg4
  mov #105, reg5
  mov #106, reg6
  mov #107, reg7
  mov #108, reg8
```

```
mov #109, reg9
  mov #113, reg13
  mov #115, reg15
  ret
read reg:
  mov reg0, #100
  mov reg1, #101
  mov reg2, #102
  mov reg4, #104
  mov reg5, #105
  mov reg6, #106
  mov reg7, #107
  mov reg8, #108
  mov reg9, #109
  mov reg13, #113
  mov reg15, #115
  ret
sort:
  mov reg0, #0 # row or column
              # init
  mov reg1, i;
  mov reg2, f;
  //mov reg3, n; # count of the elements
  mov reg13, reg3; # n - 2
  dec reg13;
  //dec reg13;
  mov reg4, reg3;
  dec reg4;
              # n-1
  mov reg5, #128; # start addres
  mov reg15, #1;
  jmp X3;
X1:
  inc reg0;
               # j++
  fbs reg0, reg13; # do while j \le n-2
 jmp fbs, X6;
  mov reg2, #0; \# f = 0
  mov reg1, #0; \# i = 0
              # n - 1 - j
  dec reg4;
  jmp X3;
X2:
  inc reg1
               # i++
  fbs reg1, reg4 # do while i \le n - 1 - j
  jmp fbs, X1
X3:
  # A[i]
  mov reg6, reg1; #i
  add reg6, reg5; # i + a0
```

```
movx reg7, reg6; # memory[i + a0]
  # A[i + 1]
  mov reg8, reg6; # i + a0
                #i + a0 + 1
  inc reg8;
  movx reg9, reg8; \# memory[i + a0 + 1]
  fbs reg7, reg9;
  jmp fbs, X4;
  jmp X5;
X4:
  movm reg9, reg6;
  movm reg7, reg8;
  mov reg2, #1;
X5:
  fes reg2, reg15;
  jmp fes, X2;
  jmp X1;
X6: ret
                #
```

Машинный код:

```
hardware memory[0] = 1392508938;
                                        // mov reg0, m width # m width
  hardware_memory[1] = 1392513034;
                                        // mov reg1, m_height # m_height
  hardware memory[2] = 1392517123;
                                        // mov reg2, w width # w width
  hardware memory[3] = 1392521219;
                                        // mov reg3, w height # w height
  hardware memory[4] = 855695362;
                                        // nope cmd (mov reg14, reg2)
                                                                        FIX
  hardware_memory[5] = 1392566280; //mov reg14, #8 # count of elemes in window FIX
  hardware memory[6] = 1392570370;
                                        // mov reg15, #2
  hardware_memory[7] = 855654402;
                                        // mov reg4, reg2
                                                           # w_width
  hardware memory[8] = 1392558208;
                                        // # bias for window
  hardware_memory[9] = 1392562376;
                                        // # bias for memory
  hardware_memory[10] = 838877199;
                                        // div reg4, reg15
                                                          # edgex = w width/2
  hardware_memory[11] = 855658499;
                                        // mov reg5, reg3
                                                           # w height
  hardware memory[12] = 838881295;
                                        // div reg5, reg15
                                                          \# edgey = w height/2
  hardware memory[13] = 855662596;
                                                           \# x = edgex
                                        // mov reg6, reg4
                                                                         //!X1
  hardware_memory[14] = 855666693;
                                        // mov reg7, reg5
                                                           # y = edgey
                                                                         //!X2
  hardware memory[15] = 1392541696; // mov reg8, #0
                                                          \# fx = 0
                                                                         //!X3
  hardware memory[16] = 1392545792; // mov reg9, #0
                                                          # fy = 0
                                                                         //!X4
  // window[fx][fy] := matrix[x + fx - edgex][y + fy - edgey]
  hardware_memory[17] = 855678982;
                                        // mov reg10, reg6 # x
  hardware memory[18] = 33595400;
                                        // add reg10, reg8
                                                          #x+fx
  hardware_memory[19] = 302030852;
                                        // sub reg10, reg4
                                                           #x + fx - edgex
  hardware memory[20] = 570466304;
                                        // mult reg10, reg0 \# (x + fx - edgex) * m width
  hardware_memory[21] = 33595399;
                                        // add reg10, reg7 # (x + fx - edgex) * m_width + y
  hardware_memory[22] = 33595401;
                                        // add reg10, reg9 \# (x + fx - edgex) * m width + y + fy
  hardware memory[23] = 302030853;
                                        // sub reg10, reg5 \# (x + fx - edgex) \# m_width + y + fy - edgey
  hardware memory[24] = 33595405;
                                        // add reg10, #200
                                                              # 200 + (x + fx - edgex) *
m width + y + fy - edgey = bias in memory to element
  hardware_memory[25] = 117481482;
                                        // movx reg10, reg10 # reg10 = memory[reg10]
  hardware_memory[26] = 855683080;
                                        // mov reg11, reg8
                                                            # fx
```

```
hardware_memory[27] = 570470402;
                                       // mult reg11, reg2 # fx * w_width
  hardware memory[28] = 33599497;
                                       // add reg11, reg9
                                                          #fx * w width + fy
  hardware memory[29] = 33599500;
                                        // add reg11, #128
                                                           # 128 + fx * w_width + fy =
                                       // bias in the window memory
  hardware memory[30] = 654352395;
                                        // movm reg10, reg11 # memory[reg11] = reg10
  // цикл 4
  hardware_memory[31] = 1107333120;
                                       // inc reg9
  hardware\_memory[32] = 402690051;
                                        // fss reg9, reg3
                                                         # if reg9 < w_height
  hardware memory[33] = 352329745;
                                        // jmp fss, X4(17)
  // цикл 3
  hardware_memory[34] = 1107329024; // inc reg8
                                       // fss reg8, reg2
  hardware memory[35] = 402685954;
                                                         # if reg8 < w width
                                        // jmp fss, X3(16)
  hardware memory[36] = 352329744;
  hardware_memory[37] = 889458688;
                                        // call save_reg(65)
  hardware memory[38] = 855650318;
                                        // mov reg3, reg14;
                                                            # count of the elements in
window
  hardware_memory[39] = 889556992;
                                       // call sort (89)
  hardware memory[40] = 889507840;
                                        // call read reg(77)
  // matrix[x][y] := window[w_width / 2][w_height / 2]
  hardware\_memory[41] = 855678978;
                                        // mov reg10, reg2
                                                          # w width
  hardware memory[42] = 838901775;
                                        // div reg10, reg15 # w width / 2
  hardware memory[43] = 570466306;
                                        // mult reg10, reg2 # w width / 2 * w width
  hardware_memory[44] = 1392553987; // mov reg11, #3
                                                          # w_height FIX
  hardware memory[45] = 838905871;
                                       // div reg11, reg15 # w height / 2
  hardware_memory[46] = 33595403;
                                       // add reg10, reg11 # w_width / 2 * w_width + w_height / 2
  hardware memory[47] = 33595404;
                                        // add reg10, #128 # 128 + w_width / 2 * w_width + w_height / 2
  hardware memory[48] = 117481482;
                                       // movx reg10, reg10 # reg10 = memory[reg10]
  hardware memory[49] = 855683078;
                                       // mov reg11, reg6
                                                           # x
  hardware_memory[50] = 570470400;
                                       // mult reg11, reg0 # x * m_width
  hardware memory[51] = 33599495;
                                        // add reg11, reg7
                                                          #x*m width + y
  hardware memory[52] = 33599501;
                                        // add reg11, #200
  hardware_memory[53] = 654352395;
                                        // movm reg10, reg11 # memory[reg11] = reg10
  // цикл 2
                                       // inc reg7
  hardware_memory[54] = 1107324928;
  hardware memory[55] = 855699457;
                                       // mov reg15, reg1
                                                           # m height
  hardware_memory[56] = 302051333;
                                        // sub reg15, reg5
                                                          # m height - edgey
  hardware\_memory[57] = 402681871;
                                        // fss reg7, reg15
                                                          # if reg7 < reg15
  hardware memory[58] = 352329743;
                                        // jmp fss, X2(15)
  // цикл 1
  hardware_memory[59] = 1107320832; // inc reg6
  hardware memory[60] = 855699456;
                                        // mov reg15, reg0
                                                          # m width
  hardware memory[61] = 302051332;
                                       // sub reg15, reg4
                                                          # m width - edgex
  hardware_memory[62] = 402677775;
                                        // fss reg6, reg15
                                                          # if reg6 < reg15
  hardware memory[63] = 352329742;
                                        // jmp fss, X1(14)
  hardware_memory[64] = 1157627904; // end
  //!save_reg
  hardware_memory[65] = 587816960;
                                        // mov #150, reg0
  hardware memory[66] = 587821057;
                                        // mov #151, reg1
  hardware_memory[67] = 587825154;
                                        // mov #152, reg2
```

```
hardware_memory[68] = 587829252;
                                     // mov #153, reg4
hardware memory[69] = 587833349;
                                     // mov #154, reg5
hardware memory[70] = 587837446;
                                     // mov #155, reg6
hardware memory[71] = 587841543;
                                     // mov #156, reg7
hardware_memory[72] = 587845640;
                                     // mov #157, reg8
hardware memory[73] = 587849737;
                                     // mov #158, reg9
hardware_memory[74] = 587853837;
                                     // mov #159, reg13
hardware_memory[75] = 587857935;
                                     // mov #160, reg15
hardware memory[76] = 620756992;
                                     // ret
//!read reg
hardware memory[77] = 1124073622; // mov reg0, #150
hardware memory[78] = 1124077719; // mov reg1, #151
hardware memory[79] = 1124081816; // mov reg2, #152
hardware_memory[80] = 1124090009; // mov reg4, #153
hardware memory[81] = 1124094106; // mov reg5, #154
hardware_memory[82] = 1124098203; // mov reg6, #155
hardware memory[83] = 1124102300; // mov reg7, #156
hardware memory[84] = 1124106397; // mov reg8, #157
hardware_memory[85] = 1124110494; // mov reg9, #158
hardware_memory[86] = 1124126879; // mov reg13, #159
hardware memory[87] = 1124135072; // mov reg15, #160
hardware memory[88] = 620756992;
                                     // ret
// Sort
hardware memory[89] = 1392508928;
                                     // mov reg0, #0;
                                                        # init
hardware_memory[90] = 1392513024;
                                     // mov reg1, #0;
hardware memory[91] = 1392517120;
                                     // mov reg2, #0;
hardware memory[92] = 855691267;
                                     // mov reg13, reg3;
                                                         # n - 2
hardware memory[93] = 1375784960;
                                     // dec reg13;
hardware_memory[94] = 855654403;
                                     // mov reg4, reg3;
hardware memory[95] = 1375748096;
                                     // dec reg4;
                                                         # n-1
hardware memory[96] = 1392529536;
                                     // mov reg5, #128;
                                                         # start address
hardware_memory[97] = 1392570369;
                                     // mov reg15, #1;
hardware memory[98] = 84332544;
                                     // jmp X3(109);
hardware_memory[99] = 1107296256;
                                     // inc reg0;
                                                         # j++
                                                                      !X1
hardware memory[100] = 134217741;
                                     // fbs reg0, reg13;
                                                         # do while j <= n-2
hardware_memory[101] = 352325756;
                                     // jmp fbs, X6(124);
hardware_memory[102] = 1392517120; // mov reg2, #0;
                                                         # f = 0
hardware memory[103] = 1392513024; // mov reg1, #0;
                                                         #i = 0
hardware memory[104] = 1375748096; // dec reg4;
                                                         #n-1-j
hardware_memory[105] = 84332544;
                                     // jmp X3(109);
hardware_memory[106] = 1107300352; // inc reg1
                                                         # i++
                                                                      !X2
hardware memory[107] = 134221828;
                                                         # do while i <= n - 1 - j
                                     // fbs reg1, reg4
hardware_memory[108] = 352325731;
                                     // jmp fbs, X1(99)
hardware memory[109] = 855662593;
                                     // mov reg6, reg1;
                                                         # i
                                                               A[i]
                                                                      !X3
hardware memory[110] = 33579013;
                                     // add reg6, reg5;
                                                         #i + a0
hardware memory[111] = 117469190;
                                     // movx reg7, reg6;
                                                         # memory[i + a0]
hardware_memory[112] = 855670790;
                                     // mov reg8, reg6;
                                                         # i + a0
                                                                      A[i + 1]
hardware memory[113] = 1107329024; // inc reg8;
                                                         #i + a0 + 1
                                                         # memory[i + a0 + 1]
hardware_memory[114] = 117477384; // movx reg9, reg8;
```

```
hardware_memory[115] = 134246409;
                                     // fbs reg7, reg9;
hardware_memory[116] = 352325750;
                                     // jmp fbs, X4(118);
hardware memory[117] = 84381696;
                                     // jmp X5(121);
hardware memory[118] = 654348294;
                                     // movm reg9, reg6; # swap
                                                                       !X4
hardware_memory[119] = 654340104;
                                     // movm reg7, reg8;
hardware memory[120] = 1392517121; // mov reg2, #1;
                                                         # f = 1
hardware_memory[121] = 1207967759; // fes reg2, reg15;
                                                                       !X5
                                                         #
hardware_memory[122] = 352325738;
                                     // jmp fes, X2(106);
                                                         # if f == 1 the cycle is cont
hardware memory[123] = 84291584;
                                     // jmp X1(99);
hardware_memory[124] = 620756992;
                                     // ret
                                                         #
                                                                       !X6
```

Алгоритм фильтрует заданным двумерный массив (в данном конкретном случае это массив 10 на 10, записанный по адрес 200). Код теста приведен в Приложении 10.

5. Заключение

Результатом курсовой работы стал микропроцессор, состоящий из 6 блоков, и набор программ, реализующих заданные алгоритмы (сортировку, умножение матриц, медианную фильтрацию двумерного массива). Микропроцессор имеет порядка 40 команд, в том числе вызов подфункции (стек глубиной 4), набор математических, логических операций, и большой набор команд пересылок данных.

Для каждого модуля был написан тест, демонстрирующий его работу. Кроме того, был написан тест всего микропроцессора, демонстрирующий работы всех модулей в всязке.

Разработанные программы, на основе заданных алгоритмов были проверены на 2 наборах: набор небольшой и средне размерности. Сортировка 4 элементов и 201.Умножение матриц 2x2 и 10x10. И Медианная фильтрация массива размерностью 10x10. На основе корректной работы написанных программ, можно сделать вывод, что микропропроцессор работает правильно, без ошибок.

Курсовая работа значительно повысила навыки работы с библиотекой systemC.

Приложение 1. Тестирование виртуальной памяти

```
#include "systemc.h"
#include "Virtual memory.h"
#define soft assert(signal, expected) \
   if (signal.read() != expected) { \
     cerr << "@" << sc time stamp() << " Check failed. Expected: " << expected << ". Actual:
" << signal.read() << ".\n" << endl; \
   }
sc clock clk("clock", 4, SC NS);
sc signal<bool> sreset;
                                 // restart
                                       // read from cell
sc signal<br/>bool> ch in read;
sc signal<br/>bool> ch in write;
                                       // write in cell
sc signal<sc uint<12>> ch in addr cell;
sc signal<sc uint<32>> ch in data to cell;
sc signal<sc uint<32>> ch out data from cell;
sc_signal<bool> ch_out_ready;
sc signal<br/>bool> ch in save all;
// to ram memory
                                       // read from cell
sc_signal<bool> ram_out_read;
sc signal<br/>
sc out write;
                                        // write in cell
sc_signal<sc_uint<10> > ram_out_addr_cell;
sc signal<sc uint<32>>ram out data to cell;
sc_signal<sc_uint<32> > ram_in_data_from_cell;
sc_signal<bool> ram_in_ready;
// to hard memory
sc signal<br/>bool> hm out read;
                                       // read from cell
sc signal<br/>bool> hm out write;
                                       // write in cell
sc signal<sc uint<12>>hm out addr cell;
sc signal<sc uint<32>>hm out data to cell;
sc signal<sc uint<32>>hm in data from cell;
sc signal<br/>bool> hm in ready;
// memory
int ram memory[1024];
int hardware memory[4096];
int TIMEOUT RAM = 4;
int TIMEOUT HARD MEMORY = 7;
int CYCLE INDEX = TIMEOUT HARD MEMORY + 1;
int ram counter = 0;
int hm_counter = 0;
```

```
bool ram run = false, hm run = false;
bool buffer ram read = false, buffer ram write = false, buffer hm read = false,
buffer hm write = false;
void setSignal(){
  if(ram_out_read || ram_out_write){
    ram run = true;
    ram in ready = false;
    buffer_ram_read = ram_out_read.read();
    buffer_ram_write = ram_out_write.read();
  }
  if(ram_run){
    ram counter++;
  }
  if(ram counter == TIMEOUT RAM && buffer ram read)
    ram_in_data_from_cell = ram_memory[ram_out_addr_cell.read()];
  if(ram counter == TIMEOUT RAM && buffer ram write)
    ram_memory[ram_out_addr_cell.read()] = ram_out_data_to_cell.read();
  if(ram counter == TIMEOUT RAM){
    ram counter = 0;
    ram run = false;
    buffer_ram_read = false;
    buffer ram write = false;
    ram in ready = true;
  }
  if(hm_run){
    hm counter++;
  }
  if(hm_out_read | | hm_out_write){
    hm run = true;
    hm in ready = false;
    buffer hm read = hm out read.read();
    buffer hm write = hm out write.read();
  }
  if(hm counter == TIMEOUT HARD MEMORY && buffer hm read){
    hm in data from cell = hardware memory[hm out addr cell.read()];
  }
```

```
if(hm_counter == TIMEOUT_HARD_MEMORY && buffer_hm_write)
   hardware_memory[hm_out_addr_cell.read()] = hm_out_data_to_cell.read();
 if(hm counter == TIMEOUT_HARD_MEMORY){
   hm_counter = 0;
   hm run = false;
   buffer_hm_read = false;
   buffer_hm_write = false;
   hm in ready = true;
 }
}
void printRAM(){
 cout
<<endl;
 int i,j;
 for(j = 0; j < 32; j++){
   for(i = 0; i < 32; i++){
     cout<< ram memory[j*32 + i] <<" ";
   if((j*32 + i) \% 256 == 0)
     cout<<" "<< endl;
   else
     cout<<endl;
 }
}
void printHARDWARE(){
 cout
<<endl;
 int i,j;
 for(j = 0; j < 128; j++){
   for(i = 0; i < 32; i++){
     cout<< hardware_memory[j*32 + i] <<" ";</pre>
   if((j*32 + i) \% 256 == 0)
     cout<<"_"<< endl;
   else
     cout<<endl;
 }
int sc_main(int argc, char* argv[]) {
 Virtual_memory vm("Virtual_memory");
```

```
vm.clk(clk);
vm.sreset(sreset);
vm.ch in read(ch in read);
vm.ch in write(ch in write);
vm.ch_in_addr_cell(ch_in_addr_cell);
vm.ch in data to cell(ch in data to cell);
vm.ch_out_data_from_cell(ch_out_data_from_cell);
vm.ch_out_ready(ch_out_ready);
vm.ch in save all(ch in save all);
vm.ram_out_read(ram_out_read);
vm.ram_out_write(ram_out_write);
vm.ram out addr cell(ram out addr cell);
vm.ram out data to cell(ram out data to cell);
vm.ram_in_data_from_cell(ram_in_data_from_cell);
vm.ram in ready(ram in ready);
vm.hm_out_read(hm_out_read);
vm.hm_out_write(hm_out_write);
vm.hm out addr cell(hm out addr cell);
vm.hm_out_data_to_cell(hm_out_data_to_cell);
vm.hm_in_data_from_cell(hm_in_data_from_cell);
vm.hm in ready(hm in ready);
sc_trace_file *wf = sc_create_vcd_trace_file("MPC_waveform");
// Dump the desired signals
sc_trace(wf, clk, "clock");
sc_trace(wf, sreset, "sreset");
sc_trace(wf, ch_in_read, "ch_in_read");
sc_trace(wf, ch_in_write, "ch_in_write");
sc_trace(wf, ch_in_addr_cell, "ch_in_addr_cell");
sc trace(wf, ch in data to cell, "ch in data to cell");
sc_trace(wf, ch_out_data_from_cell, "ch_out_data_from_cell");
sc_trace(wf, ch_out_ready, "ch_out_ready");
sc trace(wf, ch in save all, "ch in save all");
sc_trace(wf, ram_out_read, "ram_out_read");
sc trace(wf, ram out write, "ram out write");
sc_trace(wf, ram_out_addr_cell, "ram_out_addr_cell");
sc_trace(wf, ram_out_data_to_cell, "ram_out_data_to_cell");
sc trace(wf, ram in data from cell, "ram in data from cell");
sc trace(wf, ram in ready, "ram in ready");
sc_trace(wf, hm_out_read, "hm_out_read");
sc_trace(wf, hm_out_write, "hm_out_write");
sc trace(wf, hm out addr cell, "hm out addr cell");
sc_trace(wf, hm_out_data_to_cell, "hm_out_data_to_cell");
sc_trace(wf, hm_in_data_from_cell, "hm in data from cell");
sc_trace(wf, hm_in_ready, "hm_in_ready");
sreset = false;
//init hardware memory
for(int i = 0; i < 4096; i ++)
```

```
hardware_memory[i] = i;
// nothing
sc start(4, SC NS);
hm_in_ready = true;
                           // real memory is ready to work
ram in ready = true;
sc_start(11, SC_NS);
//1 READ
        ********************
sc_start(4, SC_NS);
ch_in_read = true; // set signal by reading
ch_in_addr_cell = 10; // virtual addr a cell, which should be reading
sc_start(4, SC_NS);
// reset input signals (show, that signals is not up all time)
ch in read = false;
ch_in_addr_cell = 0;
// read page from hardware memory
for(int i = 0; i < 260 * CYCLE_INDEX; i ++){
  setSignal();
  sc_start(4, SC_NS);
}
// 2 WRITE WITHOU LOADING NEW PAGE
k************************************
ch_in_write = true; // set signal by reading
ch_in_addr_cell = 50;
                           // virtual addr a cell, which should be reading
ch_in_data_to_cell = 2222222;
sc start(4, SC NS);
setSignal();
//3 WRITE WITH LOADING NEW PAGE
ch_in_write = true; // set signal by reading ch_in_addr_cell = 2010; // virtual addr a cell, which should be reading
ch in data to cell = 33333333;
sc_start(4, SC_NS);
// reset input signals (show, that signals is not up all time)
ch in write = false;
ch in addr cell = 0;
ch in data to cell = 0;
```

```
// read page from hardware memory
for(int i = 0; i < 260 * CYCLE_INDEX; i ++){
  setSignal();
  sc start(4, SC NS);
sc_start(8, SC_NS);
//4 WRITE WITH LOADING NEW PAGE
                           // set signal by reading
ch in write = true;
ch in addr cell = 4095; // virtual addr a cell, which should be reading
ch in data to cell = 4444444;
sc_start(4, SC_NS);
// reset input signals (show, that signals is not up all time)
ch in write = false;
ch in addr cell = 0;
ch in data to cell = 0;
// read page from hardware memory
for(int i = 0; i < 260 * CYCLE_INDEX; i ++){
  setSignal();
  sc start(4, SC NS);
sc_start(8, SC_NS);
//5 WRITE WITH LOADING NEW PAGE
ch_in_write = true; // set signal by reading
ch_in_addr_cell = 700; // virtual addr a cell, which should be reading
ch_in_data_to_cell = 5555555;
sc_start(4, SC_NS);
// reset input signals (show, that signals is not up all time)
ch in write = false;
ch in addr cell = 0;
ch in data to cell = 0;
// read page from hardware memory
for(int i = 0; i < 260 * CYCLE_INDEX; i ++){
  setSignal();
  sc start(4, SC NS);
sc_start(8, SC_NS);
// printHARDWARE();
// printRAM();
```

```
//6 READ
                                          ***********
                      // set signal by reading
ch in read = true;
                               // virtual addr a cell, which should be reading
ch in addr cell = 1400;
sc_start(4, SC_NS);
// reset input signals (show, that signals is not up all time)
ch in read = false;
ch in addr cell = 0;
// read page from hardware memory
for(int i = 0; i < 520 * CYCLE_INDEX; i ++){
  setSignal();
  sc start(4, SC NS);
sc start(20, SC NS);
//6 READ
ch in read = true;
                            // set signal by reading
ch_in_read = true; // set signal by reading ch_in_addr_cell = 813; // virtual addr a cell, which should be reading
sc start(4, SC NS);
// reset input signals (show, that signals is not up all time)
ch_in_read = false;
ch in addr cell = 0;
// read page from hardware memory
for(int i = 0; i < 520 * CYCLE INDEX; i ++){
  setSignal();
  sc_start(4, SC_NS);
sc_start(20, SC_NS);
//6 SAVE
ch_in_save_all = true;
                                // set signal by reading
sc start(4, SC NS);
// reset input signals (show, that signals is not up all time)
ch in save all = false;
// save pages to hardware memory
for(int i = 0; i < 780 * CYCLE_INDEX; i ++){
  setSignal();
  sc_start(4, SC_NS);
printHARDWARE();
printRAM();
return 0;
```

```
#include "systemc.h"
#include "Cache.h"
#define soft assert(signal, expected) \
   if (signal.read() != expected) { \
     cerr << "@" << sc time stamp() << " Check failed. Expected: " << expected << ". Actual:
" << signal.read() << ".\n" << endl; \
   }
sc clock clk("clock", 4, SC NS);
                                      // restart
sc_signal<bool> sreset;
// to memory controller
sc_signal<bool> mc_read;
                                        // read from cache cell
sc_signal<br/>
sc_signal<br/>
sc_signal<br/>
sc_signal<br/>
sc_signal<br/>
sc_signal<br/>
sc_signal<br/>
sc_signal<br/>
sc_signal<br/>
sc_signal
                                        // write to cache in cell
sc_signal<sc_uint<12> > mc_addr_cell;  // addr needing memory cell
sc_signal<sc_uint<32> > mc_data_to_cell; // data wrote in memory cell
sc_signal<sc_uint<32> > mc_data_from_cell; // data from memory cell
sc signal<br/>bool> mc ready;
sc_signal<bool> mc_save_all;
// to virtual memory
sc_signal<bool> m_read;
                                // if data in cache not exit, get it from memory
sc signal<br/>bool> m write;
sc signal<sc uint<12>> m addr cell; // addr needing memory cell
sc signal<sc uint<32>> m data to cell; // data wrote in memory cell
sc_signal<sc_uint<32>> m_data_from_cell; // data from memory cell
sc signal<br/>bool> m ready;
sc_signal<bool> m_save_all;
Cache ch("Cache");
int MEMORY_SPEED = 7;
int CYCLE INDEX = MEMORY SPEED + 1;
int clock counter = 0;
bool run = false;
bool buffer read = false;
int mumber = 0;
void setSignal(){
  if(m_read || m_write){
    run = true;
    m ready = false;
    buffer_read = m_read.read();
  }
  if(run)
    clock counter++;
```

```
if(clock counter == MEMORY SPEED && buffer read)
    m data from cell = mumber++;
  if(clock_counter == MEMORY_SPEED){
    clock counter = 0;
    run = false;
    buffer read = false;
    m_ready = true;
  }
}
void printCache(){
  for(int i = 0; i < 32; i++){
    for(int j = 0; j < 18; j++)
      cout << ch.cache memory[i][j]<< " ";</pre>
    cout<<endl;
  }
int sc_main(int argc, char* argv[]) {
  ch.clk(clk);
  ch.sreset(sreset);
  ch.mc read(mc read);
  ch.mc write(mc write);
  ch.mc_addr_cell(mc_addr_cell);
  ch.mc data to cell(mc data to cell);
  ch.mc data from cell(mc data from cell);
  ch.mc_ready(mc_ready);
  ch.mc save all(mc save all);
  ch.m read(m read);
  ch.m write(m write);
  ch.m_addr_cell(m_addr_cell);
  ch.m data to cell(m data to cell);
  ch.m data from cell(m data from cell);
  ch.m_ready(m_ready);
  ch.m save all(m save all);
  sc_trace_file *wf = sc_create_vcd_trace_file("MPC_waveform");
  // Dump the desired signals
  sc trace(wf, clk, "clock");
  sc_trace(wf, sreset, "sreset");
  sc_trace(wf, mc_read, "mc_read");
  sc trace(wf, mc write, "mc write");
  sc_trace(wf, mc_addr_cell, "mc_addr_cell");
```

```
sc_trace(wf, mc_data_to_cell, "mc_data_to_cell");
sc trace(wf, mc data from cell, "mc data from cell");
sc trace(wf, mc ready, "mc ready");
sc trace(wf, m read, "m read");
sc_trace(wf, m_write, "m_write");
sc trace(wf, m ready, "m ready");
sc_trace(wf, m_addr_cell, "m_addr_cell");
sc trace(wf, m data to cell, "m data to cell");
sc trace(wf, m data from cell, "m data from cell");
sc_trace(wf, mc_save_all, "mc_save_all");
sc trace(wf, m save all, "m save all");
sreset = false;
m ready = false;
// nothing
sc start(7*CYCLE_INDEX, SC_NS);
//1 READ FIRST BLOCK IN CACHE, BECAUSE IT EMPTY ************
// show, that vm don't work if physical memory is not ready
sc start(4, SC NS);
// now is work
m ready = true;
                     // real memory is ready to work
// load data in cache-block
sc_start(4, SC_NS);
mc addr cell = 0;
for(int i = 0; i < 17 * CYCLE_INDEX; i ++){
  setSignal();
  sc_start(4, SC_NS);
}
//2
                            *************
// show, that vm don't work if physical memory is not ready
// set the input singals
mc write = true;
                   // set signal by writing
mc addr cell = 2;
                    // virtual addr a cell, which should be reading
mc data to cell = 798;
//reset input singals
sc start(4, SC NS);
mc write = false;
mc_addr_cell = 0;
mc data to cell = 0;
sc_start(8, SC_NS);
//3. WRITE DATA WITH RELOAD CACHE
mc write = true;
```

```
mc_addr_cell = 514;
mc_data_to_cell = 111;
//reset input singals
sc_start(4, SC_NS);
mc_write = false;
mc_addr_cell = 0;
mc_data_to_cell = 0;
// read new data from memory
for(int i = 0; i < 30 * CYCLE_INDEX; i ++){
  setSignal();
  sc_start(4, SC_NS);
}
//4. SAVE DATA TO MEMORY
mc save all = true;
sc_start(4, SC_NS);
mc_save_all = false;
// write data to memory
for(int i = 0; i < 15 * CYCLE_INDEX; i ++){
  setSignal();
  sc_start(4, SC_NS);
printCache();
return 0;
```

```
#include "systemc.h"
#include "Command decoder.h"
#define soft assert(signal, expected) \
   if (signal.read() != expected) { \
     cerr << "@" << sc time stamp() << " Check failed. Expected: " << expected << ". Actual:
" << signal.read() << ".\n" << endl; \
   }
int sc main(int argc, char* argv[]) {
  sc_clock clk("clock", 4, SC_NS);
  sc_signal<bool> sreset;
                                      // restart
  // to memory controller and alu
  sc signal<sc uint<8>> cmd;
  sc signal<sc uint<12>> operand1;
  sc signal<sc uint<12>> operand2;
  sc_signal<sc_uint<32>> data_cell;
  Command decoder cd("Command decoder");
  cd.clk(clk);
  cd.sreset(sreset);
  cd.cmd(cmd);
  cd.operand1(operand1);
  cd.operand2(operand2);
  cd.data cell(data cell);
  sc trace file *wf = sc create vcd trace file("MPC waveform");
  // Dump the desired signals
  sc trace(wf, clk, "clock");
  sc_trace(wf, sreset, "sreset");
  sc trace(wf, cmd, "cmd");
  sc_trace(wf, operand1, "operand1");
  sc trace(wf, operand2, "operand2");
  sc trace(wf, data cell, "data cell");
  sreset = false;
  data cell = 0; // nothing
  sc_start(7, SC_NS);
  // data
  data cell = 79879787;
  sc_start(4, SC_NS);
  // data 2
  data cell = 162345687;
  sc_start(4, SC_NS);
  sc_start(4, SC_NS);
  return 0;
```

```
#include "systemc.h"
#include "ALU.h"
#define soft assert(signal, expected) \
   if (signal.read() != expected) { \
     cerr << "@" << sc time stamp() << " Check failed. Expected: " << expected << ". Actual:
" << signal.read() << ".\n" << endl; \
   }
int sc main(int argc, char* argv[]) {
  sc_clock clk("clock", 4, SC_NS);
  sc_signal<bool> sreset;
                                       // restart
  // to command decoder
  sc signal<sc uint<8>> cmd;
  sc signal<sc uint<12>> operand1;
  sc signal<sc uint<12>> operand2;
  // memory controller
  sc_signal<sc_uint<4>> alu_reg_id;
                                           // read from cache cell
  sc signal<br/>bool> alu reg read;
  sc_signal<bool> alu_reg write;
                                          // write to cache in cell
  sc_signal<sc_uint<32>> alu_reg_data_to;
  sc_signal<sc_uint<32>> alu_reg_data_from;
  sc signal<br/>bool> alu fbs;
  sc signal<br/>bool> alu fss;
  sc_signal<bool> alu_fes;
  sc signal<br/>bool> alu fnes;
  sc_signal<bool> alu_fbes;
  sc signal<bool> alu fses;
  Alu al("ALu");
  al.clk(clk);
  al.sreset(sreset);
  al.cmd(cmd);
  al.operand1(operand1);
  al.operand2(operand2);
  al.alu_reg_id(alu_reg_id);
  al.alu_reg_read(alu_reg_read);
  al.alu_reg_write(alu_reg_write);
  al.alu_reg_data_to(alu_reg_data_to);
  al.alu_reg_data_from(alu_reg_data_from);
  al.alu fbs(alu fbs);
  al.alu_fss(alu_fss);
  al.alu_fes(alu_fes);
  al.alu fnes(alu fnes);
  al.alu_fbes(alu_fbes);
  al.alu fses(alu fses);
```

```
sc trace file *wf = sc create vcd trace file("MPC waveform");
// Dump the desired signals
sc_trace(wf, clk, "clock");
sc trace(wf, sreset, "sreset");
sc_trace(wf, cmd, "cmd");
sc_trace(wf, operand1, "operand1");
sc_trace(wf, operand2, "operand2");
sc_trace(wf, alu_reg_id, "alu_reg_id");
sc_trace(wf, alu_reg_read, "alu_reg_read");
sc trace(wf, alu reg write, "alu reg write");
sc_trace(wf, alu_reg_data_to, "alu_reg_data_to");
sc_trace(wf, alu_reg_data_from, "alu_reg_data_from");
sc trace(wf, alu fbs, "alu fbs");
sc_trace(wf, alu_fss, "alu_fss");
sc_trace(wf, alu_fes, "alu_fes");
sc trace(wf, alu fnes, "alu fnes");
sc_trace(wf, alu_fbes, "alu_fbes");
sc_trace(wf, alu_fses, "alu_fses");
sreset = false;
cmd = 0;
operand1 = 0;
operand2 = 0;
// nothing
sc_start(4, SC_NS);
// write data in reg1
alu reg id = 1;
alu_reg_write = true;
alu reg data to = 21;
sc_start(4, SC_NS);
// write data in reg2
alu_reg_id = 2;
alu reg data to = 34;
sc start(4, SC NS);
// read data from reg0
alu reg id = 1;
alu_reg_read = true;
alu reg write = false;
                         //reset the write signal
//input cmd and operands
operand1 = 1;
                        // id regs
operand2 = 2;
```

```
// Mathematical command
cmd = 2;
                     // add
sc start(4, SC NS);
                      // mult
cmd = 34;
sc_start(4, SC_NS);
                      // sub
cmd = 18;
sc_start(4, SC_NS);
                      // div
cmd = 50;
sc_start(4, SC_NS);
                      // inc
cmd = 66;
sc_start(4, SC_NS);
cmd = 82;
                      // dec
sc_start(4, SC_NS);
cmd = 0;
sc_start(8, SC_NS);
// boolean cmd
cmd = 4;
                     // xor
sc_start(4, SC_NS);
                      // or
cmd = 36;
sc_start(4, SC_NS);
                      // and
cmd = 20;
sc_start(4, SC_NS);
cmd = 52;
                      // not
sc_start(4, SC_NS);
cmd = 52;
                      // not
sc_start(4, SC_NS);
cmd = 0;
sc_start(8, SC_NS);
// Inequality cmd
cmd = 72;
                      // first equal second ?
sc_start(4, SC_NS);
                      // reg1 << 1
cmd = 22;
sc start(4, SC NS);
cmd = 8;
                     // reg1 > reg2 ?
sc_start(4, SC_NS);
cmd = 0;
sc_start(8, SC_NS);
return 0;
```

```
#include "systemc.h"
#include "io module.h"
#define soft assert(signal, expected) \
   if (signal.read() != expected) { \
     cerr << "@" << sc time stamp() << " Check failed. Expected: " << expected << ". Actual:
" << signal.read() << ".\n" << endl; \
   }
int sc main(int argc, char* argv[]) {
  sc_clock clk("clock", 4, SC_NS);
  sc_signal<bool> sreset;
                                      // restart
  sc_signal<bool> io_read;
  sc signal<br/>bool> io write;
  sc signal<sc uint<12>>io data to reg;
  sc signal<sc uint<12>>io data from reg;
 // from user
  sc signal<br/>bool> user read;
  sc signal<br/>bool> user write;
  sc signal<sc uint<12>> user data to reg;
  sc_signal<sc_uint<12> > user_data_from_reg;
  IO io("IO");
  io.clk(clk);
  io.sreset(sreset);
  io.io read(io read);
  io.io_write(io_write);
  io.io_data_to_reg(io_data_to_reg);
  io.io data from reg(io data from reg);
  io.user_read(user_read);
  io.user_write(user_write);
  io.user data to reg(user data to reg);
  io.user_data_from_reg(user_data_from_reg);
  sc trace file *wf = sc create vcd trace file("MPC waveform");
  // Dump the desired signals
  sc_trace(wf, clk, "clock");
  sc trace(wf, sreset, "sreset");
  sc_trace(wf, io_read, "io_read");
  sc_trace(wf, io_write, "io_write");
  sc trace(wf, io data to reg, "io data to reg");
  sc_trace(wf, io_data_from_reg, "io_data_from_reg");
  sc_trace(wf, user_read, "user_read");
  sc trace(wf, user write, "user write");
  sc_trace(wf, user_data_to_reg, "user_data_to_reg");
  sc trace(wf, user data from reg, "user data from reg");
```

```
sreset = false;
// nothing
sc_start(7, SC_NS);
// MP is write, user is read,
io_write = true;
io_data_to_reg = 12;
sc_start(4, SC_NS);
io_write = false;
sc_start(3, SC_NS);
user_read = true;
sc_start(12, SC_NS);
// user is write, MP is read
user_read = false;
user_write = true;
user_data_to_reg = 20;
io_read = true;
sc_start(4, SC_NS);
user_write = false;
sc_start(12, SC_NS);
return 0;
```

```
#include "systemc.h"
#include "Memory controller.h"
#define soft assert(signal, expected) \
   if (signal.read() != expected) { \
     cerr << "@" << sc time stamp() << " Check failed. Expected: " << expected << ". Actual:
" << signal.read() << ".\n" << endl; \
   }
int sc main(int argc, char* argv[]) {
  sc_clock clk("clock", 4, SC_NS);
  sc_signal<bool> sreset;
                                      // restart
 // to cache
                                       // read from cache cell
  sc signal<bool> ch read;
  sc signal<bool> ch write;
                                        // write to cache in cell
  sc signal<sc uint<12>> ch addr cell; // addr needing memory cell
  sc_signal<sc_uint<32> > ch_data_to_cell; // data wrote in memory cell
  sc signal<sc uint<32>> ch data from cell; // data from memory cell
  sc signal<br/>bool> ch ready;
  sc signal<br/>bool> ch save data;
 // to command decoder
  sc signal<sc uint<8>> cd cmd;
  sc signal<sc uint<12>> cd operand1;
  sc signal<sc uint<12>> cd operand2;
  sc_signal<sc_uint<32>> cd_data_cell;
 // alu
 //--registers
  sc signal<sc uint<4>> alu reg id;
  sc_signal<bool> alu_reg_read;
                                             // read from cache cell
  sc_signal<bool> alu_reg_write;
                                             // write to cache in cell
  sc signal<sc uint<32>> alu reg data to;
  sc signal<sc uint<32>> alu reg data from;
  //--flags
  sc signal<br/>bool> alu fbs;
  sc_signal<bool> alu_fss;
  sc signal<br/>bool> alu fes;
  sc signal<br/>bool> alu fnes;
  sc signal<bool> alu fbes;
  sc_signal<bool> alu_fses;
 //io_module
  sc signal<br/>bool> io read;
  sc_signal<bool> io_write;
  sc signal<sc uint<12>>io data to reg;
```

```
sc_signal<sc_uint<12> > io_data_from_reg;
Memory controller mc("Memory controller");
mc.clk(clk);
mc.sreset(sreset);
// to cache
mc.ch_read(ch_read);
mc.ch_write(ch_write);
mc.ch addr cell(ch addr cell);
mc.ch_data_to_cell(ch_data_to_cell);
mc.ch_data_from_cell(ch_data_from_cell);
mc.ch ready(ch ready);
mc.ch save data(ch save data);
// to command decoder
mc.cd_cmd(cd_cmd);
mc.cd operand1(cd operand1);
mc.cd operand2(cd operand2);
mc.cd_data_cell(cd_data_cell);
// to alu
mc.alu reg id(alu reg id);
mc.alu_reg_read(alu_reg_read);
mc.alu reg write(alu reg write);
mc.alu_reg_data_to(alu_reg_data_to);
mc.alu_reg_data_from(alu_reg_data_from);
mc.alu fbs(alu fbs);
mc.alu_fss(alu_fss);
mc.alu_fbes(alu_fbes);
mc.alu fses(alu fses);
mc.alu fes(alu fes);
mc.alu_fnes(alu_fnes);
// to io
mc.io read(io read);
mc.io_write(io_write);
mc.io_data_to_reg(io_data_to_reg);
mc.io_data_from_reg(io_data_from_reg);
sc_trace_file *wf = sc_create_vcd_trace_file("MPC_waveform");
// Dump the desired signals
sc_trace(wf, clk, "clock");
sc trace(wf, sreset, "sreset");
// to cache
sc_trace(wf, ch_read, "ch_read");
sc trace(wf, ch write, "ch write");
sc trace(wf, ch addr cell, "ch addr cell");
sc_trace(wf, ch_data_to_cell, "ch_data_to_cell");
```

```
sc_trace(wf, ch_data_from_cell, "ch_data_from_cell");
  sc trace(wf, ch ready, "ch ready");
  sc trace(wf, ch save data, "ch save data");
  // to command decoder
  sc trace(wf, cd cmd, "cd cmd");
  sc_trace(wf, cd_operand1, "cd_operand1");
  sc trace(wf, cd operand2, "cd operand2");
  sc trace(wf, cd data cell, "cd data cell");
  // to alu
  sc trace(wf, alu reg id, "alu reg id");
  sc trace(wf, alu reg read, "alu reg read");
  sc_trace(wf, alu_reg_write, "alu_reg_write");
  sc trace(wf, alu reg data to, "alu reg data to");
  sc_trace(wf, alu_reg_data_from, "alu_reg_data_from");
  sc trace(wf, alu fbs, "alu fbs");
  sc trace(wf, alu fss, "alu fss");
  sc_trace(wf, alu_fbes, "alu_fbes");
  sc trace(wf, alu fses, "alu fses");
  sc trace(wf, alu fes, "alu fes");
  sc trace(wf, alu fnes, "alu fnes");
 // to io
  sc_trace(wf, io_read, "io_read");
  sc trace(wf, io write, "io write");
  sc trace(wf, io data to reg, "io data to reg");
  sc_trace(wf, io_data_from_reg, "io_data_from_reg");
  ch ready = false;
                            // memory is not ready
  sc_start(15, SC NS);
 // set signals to get cmd-cell
  ch ready = true;
                            // at some point the memory becomes ready
  sc_start(4, SC_NS);
                            // memory is busy. it read cmd
  ch ready = false;
  sc_start(28, SC_NS);
                             // delay
  // 1. (mov addr, #5) READ CMD and execute it
 // set signals "from data"
  ch ready = true;
                        // at some point the memory becomes ready again
  ch data from cell = 1426067455; // and return data from cell
  sc_start(4, SC_NS);
                         // in the next clock, data-cell will send to command-decoder
  ch data from cell = 0;
                               // reset signal
  cd cmd = 3;
                   // command-decoder return cmd and 2 operands in the next
moment
  cd operand1 = 11;
```

```
cd operand2 = 4095;
sc_start(4, SC_NS);
// reset
cd cmd = 0;
cd_operand1 = 0;
cd operand2 = 0;
ch ready = false;
                        // memory is busy. it write data (4095) to addr (11)
sc start(28, SC NS);
                          // delay
ch_ready = true;
                         // at some point the memory becomes ready
sc_start(4, SC_NS);
// 2. (mov reg, addr) READ CMD AND EXECUTE IT
ch_ready = false;
                        // memory is busy. it read cmd
sc start(28, SC NS);
                          // delay
                         // at some point the memory becomes ready
ch_ready = true;
// cmd-cell from memory
ch_data_from_cell = 2326067455;
sc_start(4, SC_NS);
//command-decoder send operands and cmd
ch_data_from_cell = 0; // reset
cd cmd = 67;
cd operand1 = 1;
cd operand2 = 456;
sc start(4, SC NS);
ch_ready = false;
                         // memory is busy. it read data from addt(456)
                          // delay
sc start(28, SC NS);
                         // at some point the memory becomes ready
ch ready = true;
// data-cell from memory, which will be write in register
cd cmd = 0;
cd operand1 = 0;
cd operand2 = 0;
ch_data_from_cell = 121;
sc start(4, SC NS); // write data from addr to register
// reset
ch data from cell = 0;
//3. movx reg1,reg2 (reg1 = memory[reg2])
//read new command-data-cell
sc start(4, SC NS);
ch ready = false;
                         // memory is busy. it read data from addt(456)
sc start(28, SC NS);
                          // delay
ch_ready = true;
                          // at some point the memory becomes ready
```

```
// memory return data-cell
ch data from cell = 141567455;
// reset signals
alu reg data from = 0;
sc_start(4, SC_NS);
//command-decoder send operands and cmd
ch_data_from_cell = 0; // reset
cd cmd = 7;
cd operand1 = 1;
cd_operand2 = 2;
sc_start(4, SC_NS);
// reset signal and return data from reg2
cd cmd = 0;
cd_operand1 = 0;
cd operand2 = 0;
alu_reg_data_from = 1000;
// read data from memory
sc start(4, SC NS);
ch_ready = false;
                          // memory is busy. it read data from addt(1000)
                           // delay
sc_start(28, SC_NS);
                          // at some point the memory becomes ready
ch ready = true;
// return data from memory
ch_data_from_cell = 94;
sc start(4, SC NS);
// 4. Mov reg, ioreg
// read new cmd
sc_start(4, SC_NS);
ch ready = false;
                          // memory is busy. it read new cmd
sc start(28, SC NS);
                            // delay
// memory return data-cell
ch data from cell = 65423102;
ch_ready = true;
                          // at some point the memory becomes ready
sc start(4, SC NS);
// comand decoder return result
cd cmd = 9;
cd operand1 = 7;
cd operand2 = 0;
sc_start(4, SC_NS);
// reset signals from deccoder
cd cmd = 0;
cd_operand1 = 0;
cd operand2 = 0;
// io return data from io_reg
                              // io module set data on output signals
io_data_from_reg = 56;
sc_start(4, SC_NS);
```

```
// 5. Mov ioreg, reg
// read new cmd
sc start(4, SC NS);
ch_ready = false;
                          // memory is busy. it read new cmd
sc start(28, SC NS);
                           // delay
                          // at some point the memory becomes ready
ch_ready = true;
// data-cell from memory
ch_data_from_cell = 266544;
sc_start(4, SC_NS);
// command decoder result return
cd cmd = 25;
cd operand1 = 8;
cd_operand2 = 0;
sc start(4, SC NS);
// reset signals from deccoder
cd cmd = 0;
cd operand1 = 0;
cd_operand2 = 0;
// alu return data from register 8
alu reg data from = 91; // io module set data on output signals
sc start(4, SC NS);
//6. save all
sc_start(4, SC_NS);
ch ready = false;
                          // memory is busy. it read new cmd
                           // delay
sc start(28, SC NS);
                          // at some point the memory becomes ready
ch ready = true;
// data-cell from memory
ch data from cell = 885231;
sc start(4, SC NS);
// command decoder result return
cd cmd = 69;
cd_operand1 = 8;
cd operand2 = 0;
sc_start(40, SC_NS);
return 0;
```

```
#include "systemc.h"
#include "Top.h"
#define soft assert(signal, expected) \
   if (signal.read() != expected) { \
     cerr << "@" << sc time stamp() << " Check failed. Expected: " << expected << ". Actual:
" << signal.read() << ".\n" << endl; \
sc clock clk("clock", 4, SC NS);
  sc signal<bool> sreset;
                                     // restart
// virtual memory <=> real memory
// to ram memory
sc signal<br/>
sc out read;
                                       // read from cell
sc signal<br/>
sc out write;
                                       // write in cell
sc signal<sc uint<10> > ram out addr cell;
sc signal<sc uint<32>>ram out data to cell;
sc_signal<sc_uint<32> > ram_in_data_from_cell;
sc signal<br/>scool> ram in ready;
// to hard memory
sc signal<br/>bool> hm out read;
                                      // read from cell
sc signal<bool>hm out write;
                                      // write in cell
sc signal<sc uint<12>>hm out addr cell;
sc signal<sc uint<32>>hm out data to cell;
sc signal<sc uint<32>>hm in data from cell;
sc signal<br/>bool> hm in ready;
// User <-> io module
sc signal<br/>bool> user read;
sc_signal<bool> user_write;
sc signal<sc uint<12>> user data to reg;
sc signal<sc uint<12>> user data from reg;
Top top("Top");
// memory
int ram_memory[1024];
int hardware memory[4096];
int TIMEOUT RAM = 4;
int TIMEOUT HARD MEMORY = 7;
int CYCLE_INDEX = TIMEOUT_HARD_MEMORY + 1;
int ram counter = 0;
int hm counter = 0;
bool ram run = false, hm run = false;
bool buffer ram read = false, buffer ram write = false, buffer hm read = false,
buffer_hm_write = false;
```

```
void setSignal(){
 if(ram out read | | ram out write){
    ram run = true;
    ram_in_ready = false;
   buffer ram read = ram out read.read();
    buffer_ram_write = ram_out_write.read();
 }
 if(ram_run){
    ram_counter++;
 }
 if(ram_counter == TIMEOUT_RAM && buffer_ram_read)
    ram in data from cell = ram memory[ram out addr cell.read()];
 if(ram counter == TIMEOUT RAM && buffer ram write)
    ram_memory[ram_out_addr_cell.read()] = ram_out_data_to_cell.read();
 if(ram counter == TIMEOUT RAM){
    ram_counter = 0;
    ram run = false;
   buffer_ram_read = false;
   buffer ram write = false;
    ram_in_ready = true;
 }
 if(hm run){
   hm counter++;
 }
 if(hm_out_read | | hm_out_write){
   hm run = true;
   hm_in_ready = false;
   buffer_hm_read = hm_out_read.read();
    buffer hm write = hm out write.read();
 }
 if(hm counter == TIMEOUT HARD MEMORY && buffer hm read){
    hm in data from cell = hardware memory[hm out addr cell.read()];
 }
  if(hm counter == TIMEOUT HARD MEMORY && buffer hm write)
    hardware_memory[hm_out_addr_cell.read()] = hm_out_data_to_cell.read();
 if(hm counter == TIMEOUT_HARD_MEMORY){
```

```
hm_counter = 0;
   hm_run = false;
   buffer hm read = false;
   buffer hm write = false;
   hm_in_ready = true;
 }
}
void printRAM(){
 cout
<<endl;
 int i,j;
 for(j = 0; j < 32; j++){
   for(i = 0; i < 32; i++){
     cout<< ram_memory[j*32 + i] <<" ";
   if((j*32 + i) \% 256 == 0)
     cout<<"_"<< endl;
   else
     cout<<endl;
 }
}
void printHARDWARE(){
<<endl;
 int i,j;
 for(j = 0; j < 128; j++){
   for(i = 0; i < 32; i++){
     cout<< hardware memory[j*32 + i] <<" ";
   if((j*32 + i) \% 256 == 0)
     cout<<"_"<< endl;
   else
     cout<<endl;
 }
}
int sc_main(int argc, char* argv[]) {
 top.clk(clk);
 top.sreset(sreset);
 // to ram memory
 top.ram_out_read(ram_out_read);
 top.ram out write(ram out write);
 top.ram_out_addr_cell(ram_out_addr_cell);
```

```
top.ram_out_data_to_cell(ram_out_data_to_cell);
top.ram in data from cell(ram in data from cell);
top.ram in ready(ram in ready);
// to hard memory
top.hm_out_read(hm_out_read);
top.hm out write(hm out write);
top.hm_out_addr_cell(hm_out_addr_cell);
top.hm out data to cell(hm out data to cell);
top.hm in data from cell(hm in data from cell);
top.hm in ready(hm in ready);
// io module
top.user read(user read);
top.user write(user write);
top.user_data_to_reg(user_data_to_reg);
top.user data from reg(user data from reg);
sc trace file *wf = sc create vcd trace file("MPC waveform");
sc trace(wf, clk, "O clock");
sc_trace(wf, sreset, "0_sreset");
// virtual memory <=> real memory
// ram
sc trace(wf, ram out read, "1 ram out read");
sc_trace(wf, ram_out_write, "2_ram_out_write");
sc_trace(wf, ram_out_addr_cell, "3_ram_out_addr_cell");
sc_trace(wf, ram_out_data_to_cell, "4_ram_out_data_to_cell");
sc trace(wf, ram in data from cell, "5 ram in data from cell");
sc trace(wf, ram in ready, "6 ram in ready");
// to hard disk
sc_trace(wf, hm_out_read, "7_hard_out_read");
sc trace(wf, hm out write, "8 hard out write");
sc_trace(wf, hm_out_addr_cell, "9_hard_out_addr_cell");
sc_trace(wf, hm_out_data_to_cell, "10_hard_out_data_to_cell");
sc trace(wf, hm in data from cell, "11 hard in data from cell");
sc_trace(wf, hm_in_ready, "12_hard_in_ready");
// virtual memory <-> cache
sc_trace(wf, top.m_read, "13_memory_read");
sc_trace(wf, top.m_write, "14_memory_write");
sc trace(wf, top.m addr cell, "15 memory addr cell");
sc trace(wf, top.m data to cell, "16 memory data to cell");
sc trace(wf, top.m data from cell, "17 memory data from cell");
sc trace(wf, top.m ready, "18 memory ready");
sc trace(wf, top.m save data, "19 memory save data");
// cache <-> memory controller
sc_trace(wf, top.mc_read, "20_cache_read");
sc trace(wf, top.mc write, "21 cache write");
sc trace(wf, top.mc addr cell, "22 cache addr cell");
sc trace(wf, top.mc data to cell, "23 cache data to cell");
sc trace(wf, top.mc data from cell, "24 cache data from cell");
sc_trace(wf, top.mc_ready, "25_cache_ready");
```

```
sc_trace(wf, top.mc_save_data, "26_cache_save_data");
// command decoder <-> alu and memory controller
sc trace(wf, top.cmd, "27 cmd");
sc trace(wf, top.operand1, "28 operand1");
sc_trace(wf, top.operand2, "29_operand2");
sc trace(wf, top.data cell, "30 data cell");
// alu <-> memory controller
sc_trace(wf, top.reg_id, "31_alu_reg_id");
sc trace(wf, top.reg read, "32 alu reg read");
sc_trace(wf, top.reg_write, "33_alu_reg_write");
sc_trace(wf, top.reg_data_to, "34_alu_reg_data_to");
sc trace(wf, top.reg data from, "35 alu reg data from");
sc_trace(wf, top.fbs, "36_alu_fbs");
sc_trace(wf, top.fss, "37_alu_fss");
sc trace(wf, top.fes, "38 alu fes");
sc_trace(wf, top.fnes, "39_alu_fnes");
sc trace(wf, top.fbes, "40 alu fbes");
sc_trace(wf, top.fses, "41_alu_fses");
// memory controller <-> io_module
sc trace(wf, top.io read, "42 io read");
sc trace(wf, top.io write, "43 io write");
sc trace(wf, top.io data to reg, "44 io data to reg");
sc_trace(wf, top.io_data_from_reg, "45_io_data_from_reg");
// User <-> io module
sc_trace(wf, user_read, "46_user_read");
sc trace(wf, user write, "47 user write");
sc trace(wf, user data to reg, "48 user data to reg");
sc_trace(wf, user_data_from_reg, "49_user_data_from_reg");
for(int i = 0; i < 4096; i++)
  hardware memory[i] = i;
// Пишем в 49 адрес число 4095. После записываем в регистр 1, число 4095,
// используя косвенную адресацию (49 -> 4095 = 4095). Записываем в регистр 2
// число, которое храниться в 100 адресе. Затем производиться вычитание
// регистр1 - регистр2, результат пишеться в регистр1. Значение из регистра 1
// пишется в адрес 101. Значение из регистра 1 пишется в io-register.
hardware memory[0] = 50536447; // mov addr, #5 (addr = 49, #5 = 4095)
hardware memory[1] = 385880113; // movx reg, addr (reg1, addr = 49)
hardware_memory[2] = 1124081764;// mov reg, addr (reg2, addr = 100)
hardware memory[3] = 301993986; // sub reg1, reg2 (reg1 = 4095, reg2 = 100)
hardware memory[4] = 587616257; // mov addr, reg (addr = 100, reg = 1)
hardware_memory[5] = 419434496; // mov ioreg, reg2
hardware memory[6] = 1157627904; // end
// it he beggining
hm in ready = true;
ram in ready = true;
// read page from hardware memory
```

```
for(int i = 0; i < 1000 * CYCLE_INDEX; i ++){
    setSignal();
    sc_start(4, SC_NS);
}

printHARDWARE();
return 0;
}</pre>
```

```
#include "systemc.h"
#include "Top.h"
#define soft assert(signal, expected) \
   if (signal.read() != expected) { \
     cerr << "@" << sc time stamp() << " Check failed. Expected: " << expected << ". Actual:
" << signal.read() << ".\n" << endl; \
sc clock clk("clock", 4, SC NS);
  sc signal<bool> sreset;
                                     // restart
// virtual memory <=> real memory
// to ram memory
sc signal<br/>
sc out read;
                                       // read from cell
sc signal<br/>
sc out write;
                                       // write in cell
sc signal<sc uint<10> > ram out addr cell;
sc signal<sc uint<32>>ram out data to cell;
sc_signal<sc_uint<32> > ram_in_data_from_cell;
sc signal<br/>scool> ram in ready;
// to hard memory
sc signal<br/>bool> hm out read;
                                      // read from cell
sc signal<bool>hm out write;
                                      // write in cell
sc signal<sc uint<12>>hm out addr cell;
sc signal<sc uint<32>>hm out data to cell;
sc signal<sc uint<32>>hm in data from cell;
sc signal<br/>bool> hm in ready;
// User <-> io_module
sc signal<br/>bool> user read;
sc_signal<bool> user_write;
sc signal<sc uint<12>> user data to reg;
sc signal<sc uint<12>> user data from reg;
Top top("Top");
// memory
int ram_memory[1024];
int hardware memory[4096];
int TIMEOUT RAM = 4;
int TIMEOUT HARD MEMORY = 7;
int CYCLE_INDEX = TIMEOUT_HARD_MEMORY + 1;
int ram counter = 0;
int hm counter = 0;
bool ram run = false, hm run = false;
bool buffer ram read = false, buffer ram write = false, buffer hm read = false,
buffer_hm_write = false;
```

```
void setSignal(){
 if(ram out read | | ram out write){
    ram run = true;
    ram_in_ready = false;
   buffer ram read = ram out read.read();
    buffer_ram_write = ram_out_write.read();
 }
 if(ram_run){
    ram_counter++;
 }
 if(ram_counter == TIMEOUT_RAM && buffer_ram_read)
    ram in data from cell = ram memory[ram out addr cell.read()];
 if(ram counter == TIMEOUT RAM && buffer ram write)
    ram_memory[ram_out_addr_cell.read()] = ram_out_data_to_cell.read();
 if(ram counter == TIMEOUT RAM){
    ram_counter = 0;
    ram run = false;
   buffer_ram_read = false;
   buffer ram write = false;
    ram_in_ready = true;
 }
 if(hm run){
   hm counter++;
 }
 if(hm_out_read | | hm_out_write){
   hm run = true;
   hm_in_ready = false;
   buffer_hm_read = hm_out_read.read();
    buffer hm write = hm out write.read();
 }
 if(hm counter == TIMEOUT HARD MEMORY && buffer hm read){
    hm in data from cell = hardware memory[hm out addr cell.read()];
 }
  if(hm counter == TIMEOUT HARD MEMORY && buffer hm write)
    hardware_memory[hm_out_addr_cell.read()] = hm_out_data_to_cell.read();
 if(hm counter == TIMEOUT_HARD_MEMORY){
```

```
hm_counter = 0;
   hm_run = false;
   buffer hm read = false;
   buffer hm write = false;
   hm_in_ready = true;
 }
}
void printRAM(){
 cout
<<endl;
 int i,j;
 for(j = 0; j < 32; j++){
   for(i = 0; i < 32; i++){
     cout<< ram_memory[j*32 + i] <<" ";
   if((j*32 + i) \% 256 == 0)
     cout<<"_"<< endl;
   else
     cout<<endl;
 }
}
void printHARDWARE(){
<<endl;
 int i,j;
 for(j = 0; j < 128; j++){
   for(i = 0; i < 32; i++){
     cout<< hardware memory[j*32 + i] <<" ";
   if((j*32 + i) \% 256 == 0)
     cout<<"_"<< endl;
   else
     cout<<endl;
 }
}
int sc_main(int argc, char* argv[]) {
 top.clk(clk);
 top.sreset(sreset);
 // to ram memory
 top.ram_out_read(ram_out_read);
 top.ram out write(ram out write);
 top.ram_out_addr_cell(ram_out_addr_cell);
```

```
top.ram_out_data_to_cell(ram_out_data_to_cell);
top.ram in data from cell(ram in data from cell);
top.ram in ready(ram in ready);
// to hard memory
top.hm_out_read(hm_out_read);
top.hm out write(hm out write);
top.hm_out_addr_cell(hm_out_addr_cell);
top.hm out data to cell(hm out data to cell);
top.hm in data from cell(hm in data from cell);
top.hm in ready(hm in ready);
// io module
top.user read(user read);
top.user write(user write);
top.user_data_to_reg(user_data_to_reg);
top.user data from reg(user data from reg);
sc trace file *wf = sc create vcd trace file("MPC waveform");
sc trace(wf, clk, "O clock");
sc_trace(wf, sreset, "0_sreset");
// virtual memory <=> real memory
// ram
sc_trace(wf, ram_out_read, "1_ram_out_read");
sc_trace(wf, ram_out_write, "2_ram_out_write");
sc_trace(wf, ram_out_addr_cell, "3_ram_out_addr_cell");
sc_trace(wf, ram_out_data_to_cell, "4_ram_out_data_to_cell");
sc trace(wf, ram in data from cell, "5 ram in data from cell");
sc trace(wf, ram in ready, "6 ram in ready");
// to hard disk
sc_trace(wf, hm_out_read, "7_hard_out_read");
sc trace(wf, hm out write, "8 hard out write");
sc_trace(wf, hm_out_addr_cell, "9_hard_out_addr_cell");
sc_trace(wf, hm_out_data_to_cell, "10_hard_out_data_to_cell");
sc trace(wf, hm in data from cell, "11 hard in data from cell");
sc_trace(wf, hm_in_ready, "12_hard_in_ready");
// virtual memory <-> cache
sc_trace(wf, top.m_read, "13_memory_read");
sc_trace(wf, top.m_write, "14_memory_write");
sc trace(wf, top.m addr cell, "15 memory addr cell");
sc trace(wf, top.m data to cell, "16 memory data to cell");
sc_trace(wf, top.m_data_from_cell, "17_memory_data_from_cell");
sc trace(wf, top.m ready, "18 memory ready");
sc trace(wf, top.m save data, "19 memory save data");
// cache <-> memory controller
sc_trace(wf, top.mc_read, "20_cache_read");
sc trace(wf, top.mc write, "21 cache write");
sc trace(wf, top.mc addr cell, "22 cache addr cell");
sc trace(wf, top.mc data to cell, "23 cache data to cell");
sc trace(wf, top.mc data from cell, "24 cache data from cell");
sc_trace(wf, top.mc_ready, "25_cache_ready");
```

```
sc_trace(wf, top.mc_save_data, "26_cache_save_data");
// command decoder <-> alu and memory controller
sc trace(wf, top.cmd, "27 cmd");
sc trace(wf, top.operand1, "28 operand1");
sc_trace(wf, top.operand2, "29_operand2");
sc trace(wf, top.data cell, "30 data cell");
// alu <-> memory controller
sc_trace(wf, top.reg_id, "31_alu_reg_id");
sc trace(wf, top.reg read, "32 alu reg read");
sc_trace(wf, top.reg_write, "33_alu_reg_write");
sc_trace(wf, top.reg_data_to, "34_alu_reg_data_to");
sc trace(wf, top.reg data from, "35 alu reg data from");
sc_trace(wf, top.fbs, "36_alu_fbs");
sc_trace(wf, top.fss, "37_alu_fss");
sc trace(wf, top.fes, "38 alu fes");
sc_trace(wf, top.fnes, "39_alu_fnes");
sc trace(wf, top.fbes, "40 alu fbes");
sc_trace(wf, top.fses, "41_alu_fses");
// memory controller <-> io_module
sc_trace(wf, top.io_read, "42_io_read");
sc trace(wf, top.io write, "43 io write");
sc trace(wf, top.io data to reg, "44 io data to reg");
sc_trace(wf, top.io_data_from_reg, "45_io_data_from_reg");
// User <-> io module
sc_trace(wf, user_read, "46_user_read");
sc_trace(wf, user_write, "47_user_write");
sc trace(wf, user data to reg, "48 user data to reg");
sc_trace(wf, user_data_from_reg, "49_user_data_from_reg");
int n = 200;
for(int i = 100; i < 100 + n + 1; i++)
  hardware_memory[i] = n + 101 - i;
// programm
hardware memory[0] = 1392508928;
                                       // mov reg0, #0;
                                                           # init
hardware_memory[1] = 1392513024;
                                       // mov reg1, #0;
hardware_memory[2] = 1392517120;
                                       // mov reg2, #0;
                                                             # count of the elements
hardware memory[3] = 1392521416;
                                       // mov reg3, #200;
                                       // mov reg13, reg3; # n - 2
hardware memory[4] = 855691267;
hardware_memory[5] = 1375784960;
                                       // dec reg13;
hardware memory[6] = 285212672;
                                     // dec reg13;
hardware memory[7] = 855654403;
                                       // mov reg4, reg3;
hardware_memory[8] = 1375748096;
                                       // dec reg4;
                                                             # n-1
hardware memory[9] = 1392529508;
                                       // mov reg5, #100;
                                                             # start address
hardware_memory[10] = 1392570369;
                                       // mov reg15, #1;
hardware_memory[11] = 83976192;
                                              // jmp X3(22);
hardware memory[12] = 1107296256;
                                       // inc reg0;
                                                            # j++
                          !X1
hardware_memory[13] = 134217741;
                                       // fbs reg0, reg13;
                                                             # do while j \le n-2
```

```
// jmp fbs, X6(37);
  hardware_memory[14] = 352325669;
  hardware memory[15] = 1392517120;
                                        // mov reg2, #0;
                                                             # f = 0
  hardware memory[16] = 1392513024;
                                        // mov reg1, #0;
                                                             #i = 0
                                        // dec reg4;
  hardware memory[17] = 1375748096;
                                                             #n-1-j
  hardware_memory[18] = 83976192;
                                               // jmp X3(22);
  hardware memory[19] = 1107300352;
                                        // inc reg1
                                                             # i++
                           !X2
  hardware_memory[20] = 134221828;
                                        // fbs reg1, reg4
                                                             # do while i <= n - 1 - j
                                        // jmp fbs, X1(12)
  hardware memory[21] = 352325644;
  hardware_memory[22] = 855662593;
                                        // mov reg6, reg1;
                                                             # i
             A[i]
                           !X3
  hardware memory[23] = 33579013;
                                               // add reg6, reg5;
                                                                   #i + a0
  hardware memory[24] = 117469190;
                                                             # memory[i + a0]
                                        // movx reg7, reg6;
  hardware_memory[25] = 855670790;
                                        // mov reg8, reg6;
                                                             #i + a0
      A[i + 1]
  hardware_memory[26] = 1107329024;
                                        // inc reg8;
                                                             #i + a0 + 1
                                                            # memory[i + a0 + 1]
  hardware memory[27] = 117477384;
                                        // movx reg9, reg8;
  hardware memory[28] = 134246409;
                                        // fbs reg7, reg9;
  hardware_memory[29] = 352325663;
                                        // jmp fbs, X4(31);
  hardware_memory[30] = 84025344;
                                               // jmp X5(34);
  hardware memory[31] = 654348294;
                                        // movm reg9, reg6; # swap
!X4
  hardware_memory[32] = 654340104;
                                        // movm reg7, reg8;
  hardware memory[33] = 1392517121;
                                        // mov reg2, #1;
                                                             # f = 1
  hardware_memory[34] = 1207967759;
                                        // fes reg2, reg15;
                                                             #
             !X5
  hardware memory[35] = 352333843;
                                        // jmp fes, X2(19);
                                                             # if f == 1 the cycle is
continues
  hardware_memory[36] = 83935232;
                                               // jmp X1;
  hardware memory[37] = 1157627904;
                                        // end
                                                             #
             !X6
  // it he beggining
  hm_in_ready = true;
  ram in ready = true;
  // read page from hardware memory
  for(int i = 0; i < 250000 * CYCLE_INDEX; i ++){
    setSignal();
    sc_start(4, SC_NS);
  }
  printHARDWARE();
  cout<<endl;
  cout<<endl;
  cout<<endl;
  printRAM();
  return 0;
```

```
#include "systemc.h"
#include "Top.h"
#define soft assert(signal, expected) \
   if (signal.read() != expected) { \
     cerr << "@" << sc time stamp() << " Check failed. Expected: " << expected << ". Actual:
" << signal.read() << ".\n" << endl; \
sc clock clk("clock", 4, SC NS);
  sc signal<bool> sreset;
                                     // restart
// virtual memory <=> real memory
// to ram memory
sc signal<bool> ram_out_read;
                                       // read from cell
sc signal<br/>
sc out write;
                                       // write in cell
sc signal<sc uint<10> > ram out addr cell;
sc signal<sc uint<32>>ram out data to cell;
sc_signal<sc_uint<32> > ram_in_data_from_cell;
sc signal<br/>scool> ram in ready;
// to hard memory
sc signal<br/>bool> hm out read;
                                      // read from cell
sc signal<bool>hm out write;
                                      // write in cell
sc_signal<sc_uint<12>>hm_out_addr_cell;
sc signal<sc uint<32>>hm out data to cell;
sc signal<sc uint<32>>hm in data from cell;
sc signal<br/>bool> hm in ready;
// User <-> io_module
sc signal<br/>bool> user read;
sc_signal<bool> user_write;
sc signal<sc uint<12>> user data to reg;
sc signal<sc uint<12>> user data from reg;
Top top("Top");
// memory
int ram_memory[1024];
int hardware memory[4096];
int TIMEOUT RAM = 4;
int TIMEOUT HARD MEMORY = 7;
int CYCLE_INDEX = TIMEOUT_HARD_MEMORY + 1;
int ram counter = 0;
int hm counter = 0;
bool ram run = false, hm run = false;
bool buffer ram read = false, buffer ram write = false, buffer hm read = false,
buffer_hm_write = false;
```

```
void setSignal(){
 if(ram out read | | ram out write){
    ram run = true;
    ram_in_ready = false;
   buffer ram read = ram out read.read();
    buffer_ram_write = ram_out_write.read();
 }
 if(ram_run){
    ram_counter++;
 }
 if(ram_counter == TIMEOUT_RAM && buffer_ram_read)
    ram in data from cell = ram memory[ram out addr cell.read()];
 if(ram counter == TIMEOUT RAM && buffer ram write)
    ram_memory[ram_out_addr_cell.read()] = ram_out_data_to_cell.read();
 if(ram counter == TIMEOUT RAM){
    ram_counter = 0;
    ram run = false;
   buffer_ram_read = false;
   buffer ram write = false;
    ram_in_ready = true;
 }
 if(hm run){
   hm counter++;
 }
 if(hm_out_read | | hm_out_write){
   hm run = true;
   hm_in_ready = false;
   buffer_hm_read = hm_out_read.read();
    buffer hm write = hm out write.read();
 }
 if(hm counter == TIMEOUT HARD MEMORY && buffer hm read){
    hm in data from cell = hardware memory[hm out addr cell.read()];
 }
  if(hm counter == TIMEOUT HARD MEMORY && buffer hm write)
    hardware_memory[hm_out_addr_cell.read()] = hm_out_data_to_cell.read();
 if(hm counter == TIMEOUT_HARD_MEMORY){
```

```
hm_counter = 0;
   hm_run = false;
   buffer hm read = false;
   buffer hm write = false;
   hm_in_ready = true;
 }
}
void printRAM(){
 cout
<<endl;
 int i,j;
 for(j = 0; j < 32; j++){
   for(i = 0; i < 32; i++){
     cout<< ram_memory[j*32 + i] <<" ";
   if((j*32 + i) \% 256 == 0)
     cout<<"_"<< endl;
   else
     cout<<endl;
 }
}
void printHARDWARE(){
<<endl;
 int i,j;
 for(j = 0; j < 128; j++){
   for(i = 0; i < 32; i++){
     cout<< hardware memory[j*32 + i] <<" ";
   if((j*32 + i) \% 256 == 0)
     cout<<"_"<< endl;
   else
     cout<<endl;
 }
}
int sc_main(int argc, char* argv[]) {
 top.clk(clk);
 top.sreset(sreset);
 // to ram memory
 top.ram_out_read(ram_out_read);
 top.ram out write(ram out write);
 top.ram_out_addr_cell(ram_out_addr_cell);
```

```
top.ram_out_data_to_cell(ram_out_data_to_cell);
top.ram in data from cell(ram in data from cell);
top.ram in ready(ram in ready);
// to hard memory
top.hm_out_read(hm_out_read);
top.hm out write(hm out write);
top.hm_out_addr_cell(hm_out_addr_cell);
top.hm out data to cell(hm out data to cell);
top.hm in data from cell(hm in data from cell);
top.hm in ready(hm in ready);
// io module
top.user read(user read);
top.user write(user write);
top.user_data_to_reg(user_data_to_reg);
top.user data from reg(user data from reg);
sc trace file *wf = sc create vcd trace file("MPC waveform");
sc trace(wf, clk, "O clock");
sc_trace(wf, sreset, "0_sreset");
// virtual memory <=> real memory
// ram
sc_trace(wf, ram_out_read, "1_ram_out_read");
sc_trace(wf, ram_out_write, "2_ram_out_write");
sc_trace(wf, ram_out_addr_cell, "3_ram_out_addr_cell");
sc_trace(wf, ram_out_data_to_cell, "4_ram_out_data_to_cell");
sc trace(wf, ram in data from cell, "5 ram in data from cell");
sc trace(wf, ram in ready, "6 ram in ready");
// to hard disk
sc_trace(wf, hm_out_read, "7_hard_out_read");
sc trace(wf, hm out write, "8 hard out write");
sc_trace(wf, hm_out_addr_cell, "9_hard_out_addr_cell");
sc_trace(wf, hm_out_data_to_cell, "10_hard_out_data_to_cell");
sc trace(wf, hm in data from cell, "11 hard in data from cell");
sc_trace(wf, hm_in_ready, "12_hard_in_ready");
// virtual memory <-> cache
sc_trace(wf, top.m_read, "13_memory_read");
sc_trace(wf, top.m_write, "14_memory_write");
sc trace(wf, top.m addr cell, "15 memory addr cell");
sc trace(wf, top.m data to cell, "16 memory data to cell");
sc_trace(wf, top.m_data_from_cell, "17_memory_data_from_cell");
sc trace(wf, top.m ready, "18 memory ready");
sc trace(wf, top.m save data, "19 memory save data");
// cache <-> memory controller
sc_trace(wf, top.mc_read, "20_cache_read");
sc trace(wf, top.mc write, "21 cache write");
sc trace(wf, top.mc addr cell, "22 cache addr cell");
sc trace(wf, top.mc data to cell, "23 cache data to cell");
sc trace(wf, top.mc data from cell, "24 cache data from cell");
sc_trace(wf, top.mc_ready, "25_cache_ready");
```

```
sc_trace(wf, top.mc_save_data, "26_cache_save_data");
  // command decoder <-> alu and memory controller
  sc trace(wf, top.cmd, "27 cmd");
  sc trace(wf, top.operand1, "28 operand1");
  sc_trace(wf, top.operand2, "29_operand2");
  sc trace(wf, top.data cell, "30 data cell");
  // alu <-> memory controller
  sc_trace(wf, top.reg_id, "31_alu_reg_id");
  sc trace(wf, top.reg read, "32 alu reg read");
  sc_trace(wf, top.reg_write, "33_alu_reg_write");
  sc_trace(wf, top.reg_data_to, "34_alu_reg_data_to");
  sc trace(wf, top.reg data from, "35 alu reg data from");
  sc_trace(wf, top.fbs, "36_alu_fbs");
  sc_trace(wf, top.fss, "37_alu_fss");
  sc trace(wf, top.fes, "38 alu fes");
  sc_trace(wf, top.fnes, "39_alu_fnes");
  sc trace(wf, top.fbes, "40 alu fbes");
  sc_trace(wf, top.fses, "41_alu_fses");
  // memory controller <-> io_module
  sc_trace(wf, top.io_read, "42_io_read");
  sc trace(wf, top.io write, "43 io write");
  sc trace(wf, top.io data to reg, "44 io data to reg");
  sc_trace(wf, top.io_data_from_reg, "45_io_data_from_reg");
 // User <-> io module
  sc_trace(wf, user_read, "46_user_read");
  sc_trace(wf, user_write, "47_user_write");
  sc trace(wf, user data to reg, "48 user data to reg");
  sc_trace(wf, user_data_from_reg, "49_user_data_from_reg");
  for(int i = 0; i < 4096; i++)
    hardware memory[i] = i;
  // programm
hardware_memory[0] = 1392508928;
                                         // mov reg0, i;
hardware memory[1] = 1392513024;
                                         // mov reg1, j;
hardware_memory[2] = 1392517120;
                                         // mov reg2, k;
hardware_memory[3] = 1392521226;
                                         // mov reg3, n; n=10
hardware memory[4] = 855691267;
                                         // mov reg13, reg3;
hardware memory[5] = 1375784960;
                                         // dec reg13;
hardware_memory[6] = 1392525322;
                                         // mov reg4, m; m=10
hardware memory[7] = 855695364;
                                         // mov reg14, reg4;
hardware memory[8] = 1375789056;
                                         // dec reg14;
hardware_memory[9] = 1392529418;
                                         // mov reg5, p; p=10
                                         // mov reg15, reg5;
hardware memory[10] = 855699461;
                                         // dec reg15;
hardware_memory[11] = 1375793152;
hardware_memory[12] = 1392533604;
                                         // mov reg6, #100;
                                                              # a0
hardware memory[13] = 1392538700;
                                         // mov reg7, #1100;
                                                               # b0
hardware memory[14] = 1392543796;
                                         // mov reg8, #2100;
                                                               # c0
                                         // jump X3
hardware_memory[15] = 84013056;
```

```
# i = 0
hardware memory[16] = 1392513024;
                                         // mov reg1, 0;
hardware memory[17] = 1207959565;
                                         // fes reg0, reg13;
                                                             # set flag-fes, if i == n
hardware memory[18] = 352333871;
                                         // cimp fes, X4;
                                                            # if flag-fes is set, jump to X4
hardware memory[19] = 1107296256;
                                         // inc reg0;
                                                          # reg0++
hardware memory[20] = 84013056;
                                         // jump X3
hardware_memory[21] = 1392517120;
                                         // mov reg2, 0;
                                                            # k = 0
                                  X2!
hardware memory[22] = 855687168;
                                         // mov reg12, reg0;
hardware memory[23] = 570474499;
                                         // mult reg12, reg3; # i * n
                                         // add reg12, reg1;
hardware memory[24] = 33603585;
                                                              #i*n+j
hardware memory[25] = 33603592;
                                         // add reg12, reg8;
                                                              # c0 + i * n + j
hardware memory[26] = 654356492;
                                         // movm reg11, reg12; # memory[c0 + i * n + j] =
reg11
hardware memory[27] = 1392553984;
                                         // mov reg11, #0;
                                                             # reset register
hardware_memory[28] = 1207963663;
                                         // fes reg1, reg15;
                                                             # set flag-fes, if j == p
hardware memory[29] = 352333840;
                                         // jump fes, X1;
                                                            # if flag-fes is set, jump to X1
hardware memory[30] = 1107300352;
                                         // inc reg1;
                                                          # reg1++
hardware_memory[31] = 855674880;
                                         // mov reg9, reg0;
                                                             # i
                                  X3!
hardware memory[32] = 570462211;
                                         // mult reg9, reg3;
                                                             # i * n
hardware memory[33] = 33591298;
                                         // add reg9, reg2;
                                                             #i*n+k
hardware_memory[34] = 33591302;
                                         // add reg9, reg6;
                                                             # a0 + i * n + k
hardware memory[35] = 117477385;
                                         // movx reg9, reg9;
                                                              \# reg9 = memory[a0 + i * n]
+ k]
hardware memory[36] = 855678978;
                                         // mov reg10, reg2;
                                                              # k
hardware memory[37] = 570466308;
                                         // mult reg10, reg4;
                                                              # k * m
hardware memory[38] = 33595393;
                                         // add reg10, reg1;
                                                              # k * m + j
hardware_memory[39] = 33595399;
                                         // add reg10, reg7;
                                                              # b0 + k * m + j
hardware memory[40] = 117481482;
                                         // movx reg10, reg10; \# reg10 = memory[b0 + k
* m + j
hardware_memory[41] = 570462218;
                                         // mult reg9, reg10; # a[i][k]*b[k][j]
hardware memory[42] = 33599497;
                                         // add reg11, reg9;
                                                             #q[i][j] + a[i][k]*b[k][j]
hardware_memory[43] = 1207967758;
                                         // fes reg2, reg14;
                                                             # set flag-fes, if k == m
hardware memory[44] = 352333845;
                                         // jump fes, X2;
                                                            # if flag-fes is set, jump to X2
hardware memory[45] = 1107304448;
                                         // inc reg2;
                                                          # reg2++
hardware memory[46] = 84013056;
                                         // jump X3
hardware memory[47] = 1157627904;
                                         // end
                                                              #
                                  X4!
int A[33][33];
int B[33][33];
int C[33][33];
  // matrix
  for(int i = 100; i < 200; i++)
    hardware memory[i] = 1;
```

```
for(int i = 1100; i < 1200; i++)
  hardware_memory[i] = 2;
// it he beggining
hm_in_ready = true;
ram_in_ready = true;
// read page from hardware memory
for(int i = 0; i < 100000 * CYCLE_INDEX; i ++){
  setSignal();
  sc_start(4, SC_NS);
cout<<endl;
cout<<endl;
cout<<endl;
printHARDWARE();
for(int i = 0; i < 10; i++){
 for(int j = 0; j < 10; j++){
    A[i][j] = 1;
    B[i][j] = 2;
 }
}
cout<<endl;
cout<<endl;
cout<<endl;
for(int i = 0; i < 10; i++)
 for(int j = 0; j < 10; j++)
    for(int k = 0; k < 10; k++)
      C[i][j] = C[i][j] + A[i][k]*B[k][j];
for(int i = 0; i < 10; i++){
 for(int j = 0; j < 10; j++){
    cout<< C[i][j] << " ";
 cout<<endl;
return 0;
```

```
#include "systemc.h"
#include "Top.h"
#define soft assert(signal, expected) \
   if (signal.read() != expected) { \
     cerr << "@" << sc time stamp() << " Check failed. Expected: " << expected << ". Actual:
" << signal.read() << ".\n" << endl; \
sc clock clk("clock", 4, SC NS);
  sc signal<bool> sreset;
                                     // restart
// virtual memory <=> real memory
// to ram memory
sc signal<br/>
sc out read;
                                       // read from cell
sc signal<br/>
sc out write;
                                       // write in cell
sc signal<sc uint<10> > ram out addr cell;
sc signal<sc uint<32>>ram out data to cell;
sc_signal<sc_uint<32> > ram_in_data_from_cell;
sc signal<br/>scool> ram in ready;
// to hard memory
sc signal<br/>bool> hm out read;
                                      // read from cell
sc signal<bool>hm out write;
                                      // write in cell
sc signal<sc uint<12>>hm out addr cell;
sc signal<sc uint<32>>hm out data to cell;
sc signal<sc uint<32>>hm in data from cell;
sc signal<br/>bool> hm in ready;
// User <-> io_module
sc signal<br/>bool> user read;
sc_signal<bool> user_write;
sc signal<sc uint<12>> user data to reg;
sc signal<sc uint<12>> user data from reg;
Top top("Top");
// memory
int ram_memory[1024];
int hardware memory[4096];
int TIMEOUT RAM = 4;
int TIMEOUT HARD MEMORY = 7;
int CYCLE_INDEX = TIMEOUT_HARD_MEMORY + 1;
int ram counter = 0;
int hm counter = 0;
bool ram run = false, hm run = false;
bool buffer ram read = false, buffer ram write = false, buffer hm read = false,
buffer_hm_write = false;
```

```
void setSignal(){
 if(ram out read | | ram out write){
    ram run = true;
    ram_in_ready = false;
   buffer ram read = ram out read.read();
    buffer_ram_write = ram_out_write.read();
 }
 if(ram_run){
    ram_counter++;
 }
 if(ram_counter == TIMEOUT_RAM && buffer_ram_read)
    ram in data from cell = ram memory[ram out addr cell.read()];
 if(ram counter == TIMEOUT RAM && buffer ram write)
    ram_memory[ram_out_addr_cell.read()] = ram_out_data_to_cell.read();
 if(ram counter == TIMEOUT RAM){
    ram_counter = 0;
    ram run = false;
   buffer_ram_read = false;
   buffer ram write = false;
    ram_in_ready = true;
 }
 if(hm run){
   hm counter++;
 }
 if(hm_out_read | | hm_out_write){
   hm run = true;
   hm_in_ready = false;
   buffer_hm_read = hm_out_read.read();
    buffer hm write = hm out write.read();
 }
 if(hm counter == TIMEOUT HARD MEMORY && buffer hm read){
    hm in data from cell = hardware memory[hm out addr cell.read()];
 }
  if(hm counter == TIMEOUT HARD MEMORY && buffer hm write)
    hardware_memory[hm_out_addr_cell.read()] = hm_out_data_to_cell.read();
 if(hm counter == TIMEOUT_HARD_MEMORY){
```

```
hm_counter = 0;
   hm_run = false;
   buffer hm read = false;
   buffer hm write = false;
   hm_in_ready = true;
 }
}
void printRAM(){
 cout
<<endl;
 int i,j;
 for(j = 0; j < 32; j++){
   for(i = 0; i < 32; i++){
     cout<< ram_memory[j*32 + i] <<" ";
   if((j*32 + i) \% 256 == 0)
     cout<<"_"<< endl;
   else
     cout<<endl;
 }
}
void printHARDWARE(){
<<endl;
 int i,j;
 for(j = 0; j < 128; j++){
   for(i = 0; i < 32; i++){
     cout<< hardware memory[j*32 + i] <<" ";
   if((j*32 + i) \% 256 == 0)
     cout<<"_"<< endl;
   else
     cout<<endl;
 }
}
int sc_main(int argc, char* argv[]) {
 top.clk(clk);
 top.sreset(sreset);
 // to ram memory
 top.ram_out_read(ram_out_read);
 top.ram out write(ram out write);
 top.ram_out_addr_cell(ram_out_addr_cell);
```

```
top.ram_out_data_to_cell(ram_out_data_to_cell);
top.ram in data from cell(ram in data from cell);
top.ram in ready(ram in ready);
// to hard memory
top.hm_out_read(hm_out_read);
top.hm out write(hm out write);
top.hm_out_addr_cell(hm_out_addr_cell);
top.hm out_data_to_cell(hm_out_data_to_cell);
top.hm in data from cell(hm in data from cell);
top.hm in ready(hm in ready);
// io module
top.user read(user read);
top.user write(user write);
top.user_data_to_reg(user_data_to_reg);
top.user data from reg(user data from reg);
sc trace file *wf = sc create vcd trace file("MPC waveform");
sc trace(wf, clk, "O clock");
sc_trace(wf, sreset, "0_sreset");
// virtual memory <=> real memory
// ram
sc_trace(wf, ram_out_read, "1_ram_out_read");
sc_trace(wf, ram_out_write, "2_ram_out_write");
sc_trace(wf, ram_out_addr_cell, "3_ram_out_addr_cell");
sc_trace(wf, ram_out_data_to_cell, "4_ram_out_data_to_cell");
sc trace(wf, ram in data from cell, "5 ram in data from cell");
sc trace(wf, ram in ready, "6 ram in ready");
// to hard disk
sc_trace(wf, hm_out_read, "7_hard_out_read");
sc trace(wf, hm out write, "8 hard out write");
sc_trace(wf, hm_out_addr_cell, "9_hard_out_addr_cell");
sc_trace(wf, hm_out_data_to_cell, "10_hard_out_data_to_cell");
sc trace(wf, hm in data from cell, "11 hard in data from cell");
sc_trace(wf, hm_in_ready, "12_hard_in_ready");
// virtual memory <-> cache
sc_trace(wf, top.m_read, "13_memory_read");
sc_trace(wf, top.m_write, "14_memory_write");
sc trace(wf, top.m addr cell, "15 memory addr cell");
sc trace(wf, top.m data to cell, "16 memory data to cell");
sc_trace(wf, top.m_data_from_cell, "17_memory_data_from_cell");
sc trace(wf, top.m ready, "18 memory ready");
sc trace(wf, top.m save data, "19 memory save data");
// cache <-> memory controller
sc_trace(wf, top.mc_read, "20_cache_read");
sc trace(wf, top.mc write, "21 cache write");
sc trace(wf, top.mc addr cell, "22 cache addr cell");
sc trace(wf, top.mc data to cell, "23 cache data to cell");
sc trace(wf, top.mc data from cell, "24 cache data from cell");
sc_trace(wf, top.mc_ready, "25_cache_ready");
```

```
sc_trace(wf, top.mc_save_data, "26_cache_save_data");
 // command decoder <-> alu and memory controller
  sc trace(wf, top.cmd, "27 cmd");
  sc trace(wf, top.operand1, "28 operand1");
  sc_trace(wf, top.operand2, "29_operand2");
  sc trace(wf, top.data cell, "30 data cell");
 // alu <-> memory controller
  sc_trace(wf, top.reg_id, "31_alu_reg_id");
  sc trace(wf, top.reg read, "32 alu reg read");
  sc_trace(wf, top.reg_write, "33_alu_reg_write");
  sc_trace(wf, top.reg_data_to, "34_alu_reg_data_to");
  sc trace(wf, top.reg_data_from, "35_alu_reg_data_from");
  sc_trace(wf, top.fbs, "36_alu_fbs");
  sc_trace(wf, top.fss, "37_alu_fss");
  sc_trace(wf, top.fes, "38_alu_fes");
  sc_trace(wf, top.fnes, "39_alu_fnes");
  sc_trace(wf, top.fbes, "40_alu_fbes");
  sc_trace(wf, top.fses, "41_alu_fses");
 // memory controller <-> io_module
 sc_trace(wf, top.io_read, "42_io_read");
  sc_trace(wf, top.io_write, "43_io_write");
  sc_trace(wf, top.io_data_to_reg, "44_io_data_to_reg");
  sc_trace(wf, top.io_data_from_reg, "45_io_data_from_reg");
 // User <-> io_module
 sc_trace(wf, user_read, "46_user_read");
 sc_trace(wf, user_write, "47_user_write");
  sc_trace(wf, user_data_to_reg, "48_user_data_to_reg");
  sc_trace(wf, user_data_from_reg, "49_user_data_from_reg");
 for(int i = 0; i < 4095; i++)
    hardware memory[i] = i;
 int n = 100;
 for(int i = 200; i < 200 + n + 1; i++)
    hardware memory[i] = 1;
 for(int i = 200; i < 200 + n + 1; i = i + 1)
    hardware_memory[i] = 2;
 for(int i = 200; i < 200 + n + 1; i = i + 4)
    hardware memory[i] = 3;
    for(int i = 200; i < 200 + n + 1; i = i + 10)
    hardware memory[i] = 10;
 // programm
  hardware_memory[0] = 1392508938;
                                          // mov reg0, m_width # m_width
                                          // mov reg1, m_height # m height
 hardware memory[1] = 1392513034;
  hardware_memory[2] = 1392517123;
                                         // mov reg2, w_width # w_width
 hardware_memory[3] = 1392521219;
                                         // mov reg3, w_height # w_height
 hardware_memory[4] = 855695362;
                                         // nope cmd (mov reg14, reg2)
  hardware memory[5] = 1392566280; //mov reg14, #8 # count of elements in window
FIX
```

```
hardware_memory[6] = 1392570370;
                                       // mov reg15, #2
  hardware_memory[7] = 855654402;
                                       // mov reg4, reg2
                                                          # w width
  hardware memory[8] = 1392558208;
                                       // # bias for window
  hardware memory[9] = 1392562376;
                                       // # bias for memory 01010011 00000001101
000011001000
  hardware memory[10] = 838877199;
                                       // div reg4, reg15
                                                         \# edgex = w width/2
  hardware_memory[11] = 855658499;
                                       // mov reg5, reg3
                                                          # w_height
  hardware_memory[12] = 838881295;
                                       // div reg5, reg15
                                                         # edgey = w_height/2
  hardware memory[13] = 855662596;
                                       // mov reg6, reg4
                                                          \# x = edgex
 //!X1
 hardware memory[14] = 855666693;
                                       // mov reg7, reg5
                                                          # y = edgey
 //!X2
 hardware memory[15] = 1392541696; // mov reg8, #0
                                                         # fx = 0
  hardware memory[16] = 1392545792; // mov reg9, #0
                                                         # fy = 0
  //!X4
 // window[fx][fy] := matrix[x + fx - edgex][y + fy - edgey]
  hardware_memory[17] = 855678982;
                                       // mov reg10, reg6
                                                           # x
  hardware_memory[18] = 33595400;
                                       // add reg10, reg8
                                                          #x+fx
  hardware_memory[19] = 302030852;
                                       // sub reg10, reg4
                                                          #x + fx - edgex
  hardware memory[20] = 570466304;
                                       // mult reg10,reg0 \# (x + fx - edgex) * m width
  hardware memory[21] = 33595399;
                                       // add reg10, reg7
                                                          \# (x + fx - edgex) * m width
+ y
  hardware memory[22] = 33595401;
                                       // add reg10, reg9 \# (x + fx - edgex) * m width
+y+fy
  hardware_memory[23] = 302030853;
                                       // sub reg10, reg5
                                                          \# (x + fx - edgex) * m width
+ y + fy - edgey
  hardware_memory[24] = 33595405;
                                       // add reg10, #200
                                                          #200 + (x + fx - edgex) *
m_width + y + fy - edgey = bias in memory to element
  hardware memory[25] = 117481482;
                                       // movx reg10, reg10 # reg10 = memory[reg10]
  hardware memory[26] = 855683080;
                                       // mov reg11, reg8
                                                           # fx
  hardware_memory[27] = 570470402;
                                       // mult reg11, reg2 # fx * w_width
  hardware memory[28] = 33599497;
                                       // add reg11, reg9 # fx * w width + fy
  hardware_memory[29] = 33599500;
                                       // add reg11, #128 # 128 + fx * w_width + fy =
bias in the window memory
  hardware_memory[30] = 654352395;
                                       // movm reg10, reg11 # memory[reg11] = reg10
 // цикл 4
  hardware memory[31] = 1107333120; // inc reg9
  hardware memory[32] = 402690051;
                                       // fss reg9, reg3
                                                         # if reg9 < w height
                                                           //00010101 000000000010
  hardware_memory[33] = 352329745;
                                       // jmp fss, X4(17)
00000010001
  // цикл 3
  hardware_memory[34] = 1107329024; // inc reg8
  hardware memory[35] = 402685954;
                                       // fss reg8, reg2
                                                         # if reg8 < w width
  hardware_memory[36] = 352329744;
                                       // jmp fss, X3(16)
  hardware_memory[37] = 889458688;
                                       // call save_reg(65) 00110101 000001000001
00000000000
  hardware memory[38] = 855650318;
                                       // mov reg3, reg14; # count of the elements in
window
```

```
hardware_memory[39] = 889556992;
                                      // call sort (89) 00110101 000001011001
00000000000
  hardware memory[40] = 889507840;
                                      // call read reg(77) 00110101 000001001101
00000000000
  // matrix[x][y] := window[w_width / 2][w_height / 2]
  hardware memory[41] = 855678978;
                                      // mov reg10, reg2
                                                         # w width
                                       // div reg10, reg15 # w_width / 2
  hardware_memory[42] = 838901775;
  hardware_memory[43] = 570466306;
                                       // mult reg10, reg2 # w_width / 2 * w_width
  hardware memory[44] = 1392553987; // mov reg11, #3
                                                         # w height FIX
  hardware_memory[45] = 838905871;
                                      // div reg11, reg15 # w_height / 2
  hardware_memory[46] = 33595403;
                                       // add reg10, reg11 # w_width / 2 * w_width +
w height / 2
  hardware memory[47] = 33595404;
                                      // add reg10, #128
                                                          #128 + w width / 2 *
w_width + w_height / 2
  hardware memory[48] = 117481482;
                                      // movx reg10, reg10 # reg10 = memory[reg10]
  hardware_memory[49] = 855683078;
                                      // mov reg11, reg6
                                                          # x
  hardware\_memory[50] = 570470400;
                                       // mult reg11, reg0 # x * m_width
  hardware memory[51] = 33599495;
                                       // add reg11, reg7
                                                         #x*m width + y
  hardware_memory[52] = 33599501;
                                       // add reg11, #200
  hardware_memory[53] = 654352395;
                                       // movm reg10, reg11 # memory[reg11] = reg10
  // цикл 2
  hardware memory[54] = 1107324928; // inc reg7
  hardware_memory[55] = 855699457;
                                       // mov reg15, reg1
                                                          # m_height
  hardware memory[56] = 302051333;
                                       // sub reg15, reg5
                                                         # m height - edgey
  hardware_memory[57] = 402681871;
                                       // fss reg7, reg15
                                                        # if reg7 < reg15
  hardware_memory[58] = 352329743;
                                       // jmp fss, X2(15)
  // цикл 1
  hardware_memory[59] = 1107320832; // inc reg6
  hardware_memory[60] = 855699456;
                                      // mov reg15, reg0
                                                         # m_width
  hardware_memory[61] = 302051332;
                                       // sub reg15, reg4
                                                         # m width - edgex
  hardware_memory[62] = 402677775;
                                       // fss reg6, reg15
                                                        # if reg6 < reg15
  hardware_memory[63] = 352329742;
                                       // jmp fss, X1(14)
  hardware memory[64] = 1157627904; // end
  //!save_reg
  hardware memory[65] = 587816960;
                                      // mov #150, reg0
  hardware_memory[66] = 587821057;
                                       // mov #151, reg1
  hardware\_memory[67] = 587825154;
                                       // mov #152, reg2
  hardware memory[68] = 587829252;
                                      // mov #153, reg4
  hardware memory[69] = 587833349;
                                      // mov #154, reg5
  hardware_memory[70] = 587837446;
                                       // mov #155, reg6
  hardware memory[71] = 587841543;
                                       // mov #156, reg7
  hardware memory[72] = 587845640;
                                      // mov #157, reg8
  hardware_memory[73] = 587849737;
                                       // mov #158, reg9
  hardware memory[74] = 587853837;
                                       // mov #159, reg13
  hardware_memory[75] = 587857935;
                                       // mov #160, reg15
  hardware\_memory[76] = 620756992;
                                       // ret
  //!read_reg
  hardware memory[77] = 1124073622; // mov reg0, #150
  hardware_memory[78] = 1124077719; // mov reg1, #151
```

```
hardware memory[79] = 1124081816; // mov reg2, #152
hardware memory[80] = 1124090009; // mov reg4, #153
hardware memory[81] = 1124094106; // mov reg5, #154
hardware memory[82] = 1124098203; // mov reg6, #155
hardware_memory[83] = 1124102300; // mov reg7, #156
hardware memory[84] = 1124106397; // mov reg8, #157
hardware_memory[85] = 1124110494; // mov reg9, #158
hardware_memory[86] = 1124126879; // mov reg13, #159
hardware memory[87] = 1124135072; // mov reg15, #160
hardware_memory[88] = 620756992;
                                     // ret
// Sort
hardware memory[89] = 1392508928;
                                     // mov reg0, #0;
                                                        # init
hardware memory[90] = 1392513024;
                                     // mov reg1, #0;
hardware_memory[91] = 1392517120;
                                     // mov reg2, #0;
hardware memory[92] = 855691267;
                                     // mov reg13, reg3;
                                                         # n - 2
hardware_memory[93] = 1375784960;
                                     // dec reg13;
hardware memory[94] = 855654403;
                                     // mov reg4, reg3;
hardware memory[95] = 1375748096;
                                     // dec reg4;
                                                         # n-1
hardware_memory[96] = 1392529536;
                                     // mov reg5, #128;
                                                         # start address
hardware_memory[97] = 1392570369;
                                     // mov reg15, #1;
                                            // jmp X3(109);
hardware memory[98] = 84332544;
hardware memory[99] = 1107296256;
                                                         # j++
                                     // inc reg0;
                        !X1
hardware memory[100] = 134217741; // fbs reg0, reg13;
                                                         # do while j \le n-2
hardware_memory[101] = 352325756; // jmp fbs, X6(124);
hardware memory[102] = 1392517120; // mov reg2, #0;
                                                         # f = 0
hardware memory[103] = 1392513024; // mov reg1, #0;
                                                         #i = 0
hardware memory[104] = 1375748096; // dec reg4;
                                                         #n-1-j
hardware_memory[105] = 84332544;
                                     // jmp X3(109);
hardware memory[106] = 1107300352; // inc reg1
                                                         # i++
                        !X2
hardware_memory[107] = 134221828;
                                     // fbs reg1, reg4
                                                         # do while i <= n - 1 - j
hardware memory[108] = 352325731;
                                     // jmp fbs, X1(99)
hardware_memory[109] = 855662593;
                                     // mov reg6, reg1;
                                                         # i
           A[i]
                        !X3
hardware memory[110] = 33579013;
                                     // add reg6, reg5;
                                                         #i + a0
hardware_memory[111] = 117469190;
                                     // movx reg7, reg6;
                                                         # memory[i + a0]
hardware memory[112] = 855670790;
                                     // mov reg8, reg6;
                                                         # i + a0
    A[i + 1]
hardware_memory[113] = 1107329024; // inc reg8;
                                                         #i + a0 + 1
hardware memory[114] = 117477384;
                                     // movx reg9, reg8;
                                                         # memory[i + a0 + 1]
hardware memory[115] = 134246409;
                                     // fbs reg7, reg9;
hardware_memory[116] = 352325750;
                                     // jmp fbs, X4(118);
hardware memory[117] = 84381696;
                                     // \text{ jmp X5(121)};
hardware_memory[118] = 654348294;
                                                                                !X4
                                     // movm reg9, reg6; # swap
hardware memory[119] = 654340104; // movm reg7, reg8;
hardware memory[120] = 1392517121; // mov reg2, #1;
                                                         # f = 1
hardware_memory[121] = 1207967759; // fes reg2, reg15;
                                                         #
                                                                              !X5
```

```
hardware_memory[122] = 352325738; // jmp fes, X2(106); # if f == 1 the cycle is
continues
                                         // jmp X1(99);
  hardware_memory[123] = 84291584;
  hardware_memory[124] = 620756992; // ret
                                                             #
  // it he beggining
  hm_in_ready = true;
  ram_in_ready = true;
  // read page from hardware memory
  for(int i = 0; i < 50000 * CYCLE_INDEX; i ++){
    setSignal();
    sc_start(4, SC_NS);
  }
  printHARDWARE();
  cout<<endl;
  cout<<endl;
  cout<<endl;
  printRAM();
  return 0;
```

Virtual_memory.h

```
#include "systemc.h"
#ifndef Memory_H
#define Memory H
  SC_MODULE(Virtual_memory){
      sc in clk clk;
                                // main clock
      sc_in<bool> sreset;
                                    // restart
      // to cache
      sc in<bool> ch in read;
                                          // read from cell
      sc_in<bool> ch_in_write;
                                          // write in cell
      sc_in<sc_uint<12> > ch_in_addr_cell;
      sc_in<sc_uint<32> > ch_in_data_to_cell;
      sc out<sc uint<32>> ch out data from cell;
      sc out<bool> ch out ready;
      sc_in<bool> ch_in_save_all;
      // to ram memory
      sc out<bool> ram out read;
                                           // read from cell
      sc_out<bool> ram_out_write;
                                            // write in cell
      sc_out<sc_uint<10> > ram_out_addr_cell;
      sc_out<sc_uint<32> > ram_out_data_to_cell;
      sc_in<sc_uint<32> > ram_in_data_from_cell;
      sc_in<bool> ram_in_ready;
      // to hard memory
                                           // read from cell
      sc out<bool> hm out read;
      sc out<bool> hm out write;
                                           // write in cell
      sc out<sc uint<12>>hm out addr cell;
      sc_out<sc_uint<32> > hm_out_data_to_cell;
      sc in<sc uint<32>>hm in data from cell;
      sc_in<bool> hm_in_ready;
      unsigned int pages[4][2];
                                     // page-table (addr + flag_changed)
                                // local variables
      int page, addr;
      bool first_step = true;
                                   // first step in the executing command
      // buffer for input signals
      bool inner read = false;
      bool inner_write = false;
      int inner_cell;
      // flags
      bool changing_page = false;
      bool page_hit = false;
      bool ram is empty = true;
```

```
bool memory is lock = false;
      bool wait_data = false;
      bool stop_and_save = false;
      bool page_is_saving = false;
      // local registers
      int addr_page = 0;
                           // addr of the page
      int page_index = 0;
                          // index in array
      int page size = 256;
      int bias = 0;
      int pointer = 0;
      int pointer_for_end = 0;
      void workWithMemory();
      SC_CTOR(Virtual_memory):
          clk("clk"),
          sreset("sreset"),
          ch in read("ch in read"),
          ch in write("ch in write"),
          ch_in_addr_cell("ch_in_addr_cell"),
          ch in data to cell("ch in data to cell"),
          ch_out_data_from_cell("ch_out_data_from_cell"),
          ch_out_ready("ch_out_ready"),
          ch_in_save_all("ch_in_save_all"),
          ram out read("ram out read"),
          ram_out_write("ram_out_write"),
          ram_out_addr_cell("ram_out_addr_cell"),
          ram out data to cell("ram out data to cell"),
          ram_in_data_from_cell("ram_in_data_from_cell"),
          ram in ready("ram in ready"),
          hm out read("hm out read"),
          hm_out_write("hm_out_write"),
          hm_out_addr_cell("hm_out_addr_cell"),
          hm_out_data_to_cell("hm_out_data_to_cell"),
          hm_in_data_from_cell("hm_in_data_from_cell"),
          hm_in_ready("hm_in_ready")
        SC CTHREAD(workWithMemory, clk.pos());
        async_reset_signal_is(sreset,false);
        for(int i = 0; i < 4; i++){
          pages[i][0] = 16;
          pages[i][1] = 0;
        }
        cout<<"reset"<<endl;
      }
 };
#endif
```

Virtual_memory.cpp

```
#include "Virtual memory.h"
void Virtual_memory::workWithMemory()
  while (true) {
    // reset read/write signals for memory
    ram_out_read = false;
    ram out write = false;
    hm out read = false;
    hm_out_write = false;
    // free memory flag
    memory_is_lock = false;
    // reset output signal
    ch_out_data_from_cell = 0;
    // wait input signal "save ram in harddisk"
    if(!stop_and_save)
      stop_and_save = ch_in_save_all.read();
    // if ram memory and hard disk is ready, virtual memory is ready too
    if(ram_in_ready && hm_in_ready)
      ch_out_ready = true;
    else
      ch_out_ready = false;
    // read input signal, if:
    // 1. page is not reloading now
    // 2. have got input read/write signal
    // 3. ram is not saving pages to hard disk now
    if(!changing_page && (ch_in_read.read() || ch_in_write.read()) && !stop_and_save){
      // save address cell and address page to inner register
      addr = ch_in_addr_cell.read();
      addr_page = (addr >> 8) & 15;
                                                            // 12-8 bits
      // save input signals to buffers
      inner_read = ch_in_read.read();
      inner_write = ch_in_write.read();
      inner_cell = ch_in_data_to_cell.read();
      // reset hit glag
      page_hit = false;
      // set hit flag true/false by situation
      if(ram_is_empty)
         page_hit = false;
      else{
        // set index of pages array in correct location
         page index = pointer;
```

```
// checking a page hit
    for(int i = 0; i < 4; i++){
      if(addr_page == pages[i][0]){
         page index = i; // reload index if hit
         page_hit = true;
      }
    }
  }
  // set output signal, vm is not ready
  ch_out_ready = false;
}
// this part need for correct saving pages, when input signal "save all" is true
if(stop_and_save && !page_is_saving){
  // reset inner registers
  addr_page = 0;
  wait_data = false;
  // set index of pages array in correct location
  page_index = pointer_for_end;
  if(pointer_for_end == 4){
    pointer_for_end = 0;
    stop_and_save = false;
  }else{
    pointer_for_end++;
  }
}
// part for hit-situation
if(page_hit && ram_in_ready && !stop_and_save){
  //wait data from ram
  if(wait_data){
    // set output singals
    ch out ready = true;
    ch_out_data_from_cell = ram_in_data_from_cell;
    // reset an inner flag
    wait_data = false;
  }
  // writing
  if(inner_write){
    // set writing signals to ram memory
    ram_out_write = true;
    ram_out_data_to_cell = inner_cell;
    ram_out_addr_cell = (addr & 255) | (page_index << 8);
                                                                 // 10-bit addr in ram
    // set signals to cache
```

```
ch_out_data_from_cell = 0;
    ch_out_ready = false;
                                                 // set to cache "vm is not ready"
    // set the inner registers
    pages[page index][1] = 1;
                                                    // page is changed
    inner write = false;
                                                // reset the inner flag of the write
  }
  // reading
  if(inner read){
    // signals to read data from ram
    ram_out_read = true;
    ram_out_addr_cell = (addr & 255) | (page_index << 8); // 10-bit addr in ram
    // set signals to cache
    ch_out_data_from_cell = 0;
    ch_out_ready = false;
                                                 // set to cache "vm is not ready"
    // set the inner registers
    inner_read = false;
                                                // reset the inner flag of the read
    wait data = true;
                                                  // flag to wait data from ram
  }
}
// this part2 need for correct saving pages, when input signal "save all" is true
if(stop_and_save && pages[page_index][1] == 1){
  page_is_saving = true;
}
// if page is missing, then reload page
if((!page_hit || stop_and_save) && ram_in_ready && hm_in_ready){
  //set the updating page flag
  changing_page = true;
  // save a old page to hard disk
  if(pages[page index][1] == 1){
    if(wait_data){
      // write data from ram in hardware memory
      hm_out_write = true;
      hm out data to cell = ram in data from cell;
      hm_out_addr_cell = (pages[page_index][0] << 8) + bias;
                                                                   // 12-bit addr in hm
      memory_is_lock = true;
                                                     // hardware is locked
      bias++;
      wait data = false;
    }
    if(bias < page_size){</pre>
      // signals to read data from ram
```

```
ram out read = true;
        ram_out_addr_cell = (page_index << 8) + bias;</pre>
                                                                 // 10-bit addr in ram
        wait_data = true;
                                                    // flag to wait data from ram
      }else {
        // if page is saved, reset flag "row is changed"
        pages[page_index][0] = addr_page;
        pages[page_index][1] = 0;
        bias = 0;
        page_is_saving = false;
      ch_out_ready = false;
    // read a new row
    if(pages[page index][1] == 0 && !memory is lock && !stop and save){
      if(wait data){
        // write data from ram in hardware memory
        ram out write = true;
        ram_out_data_to_cell = hm_in_data_from_cell;
        ram_out_addr_cell = (page_index << 8) + bias;</pre>
                                                                   // 10-bit addr in hm
        bias++;
        wait_data = false;
      }
      if(bias < page size){
        // signals to read data from ram
        hm_out_read = true;
        hm out addr cell = (addr & 3840) + bias;
                                                                // 12-bit addr in ram
        wait data = true;
                                                    // flag to wait data from ram
      }else{
        ram_is_empty = false;
        bias = 0;
                                                       // page is reload
        changing_page = false;
        pages[page_index][1] = 0;
        pages[page_index][0] = addr_page;
        page_hit = true;
                                                 // incriment page-pointer
        pointer++;
        if(pointer == 4)
           pointer = 0;
      ch_out_ready = false;
    }
  }
  wait();
}
```

Cache.h

```
#include "systemc.h"
#ifndef CACHE H
#define CACHE H
  SC MODULE (Cache)
  {
    // [size of cache][ 16 data cell + 1 tag + 1 state]
    unsigned int cache_memory[32][18];
                                        // cache
                               // main clock
    sc in clk clk;
    sc_in<bool> sreset;
                                  // restart
    // to mp
    sc_in<bool> mc_read;
                                    // read from cache cell
    sc in<bool> mc write;
                                    // write to cache in cell
    sc in<sc uint<12>> mc addr cell; // addr needing memory cell
    sc_in<sc_uint<32> > mc_data_to_cell; // data wrote in memory cell
    sc out<sc uint<32>> mc data from cell; // data from memory cell
    sc out<bool> mc ready;
    sc_in<bool> mc_save_all;
    // to virtual memory
    sc_out<bool> m_read;
                              // if data in cache not exit, get it from memory
    sc out<bool> m write;
    sc out<sc uint<12>> m addr cell;
                                          // addr needing memory cell
    sc_out<sc_uint<32>> m_data_to_cell; // data wrote in memory cell
    sc in<sc uint<32>> m data from cell;
                                            // data from memory cell
    sc_in<bool> m_ready;
    sc out<bool> m save all;
    bool cache_hit = false;
    bool updating cache = false;
    bool memory_lock = false;
    bool wait_data = false;
                             // wait data from memory
    bool isEmpty = true;
                            // cashe is empty
    //buffer
    bool inner read, inner write;
    int inner cell;
    bool stop_and_save = false;
    bool row is saving = false;
    // the local variables
    int tag = 0, addr = 0, bias = 0, id_cache_row = 0;
```

```
int id cell = 0;
    int pointer for end = 0;
    int delay = 0;
    // trigger
    bool save in next clk = false;
    void clear_cache_memory();
    void workWithCache();
    SC_CTOR(Cache):
          clk("clk"),
          sreset("sreset"),
          mc_read("mc_read"),
          mc write("mc write"),
          mc_addr_cell("mc_addr_cell"),
          mc data to cell("mc data to cell"),
          mc data from cell("mc data from cell"),
          mc_ready("mc_ready"),
          mc_save_all("mc_save_all"),
          m read("m read"),
          m_write("m_write"),
          m addr cell("m addr cell"),
          m_data_to_cell("m_data_to_cell"),
          m data from cell("m data from cell"),
          m ready("m ready"),
          m_save_all("m_save_all")
    {
      SC CTHREAD(workWithCache, clk.pos());
      async reset signal is(sreset,false);
      clear_cache_memory();
    }
  };
#endif
```

Cache.cpp

```
#include "Cache.h"

void Cache::clear_cache_memory(){
   // reset cashe
   for(int i = 0; i < (sizeof(cache_memory)/sizeof(*cache_memory)); i++){
      cache_memory[i][16] = 0;
      cache_memory[i][17] = 0;
   }
}</pre>
```

```
void Cache::workWithCache()
  while (true) {
    mc data from cell = 0;
    if(delay == 1){
      mc ready = true;
      memory_lock = false;
      m_save_all = false;
      // wait input signal "save ram in harddisk"
      if(!stop and save)
        stop and save = mc save all.read();
      if(!updating_cache && (mc_read.read() | | mc_write.read()) && !stop_and_save){
        addr = mc addr cell.read();
        tag = (addr >> 4) & 255; // 12-4 bits
        bias = addr & 15;
                                 // 3-0 bits
        id cache row = tag & 31; // index in table (8-4 bit)
        inner_read = mc_read.read();
        inner write = mc write.read();
        inner_cell = mc_data_to_cell.read();
      }
      // checking row in table
      if(cache_memory[id_cache_row][16] == tag && !isEmpty)
        cache hit = true;
      else
        cache_hit = false;
      // this part need for correct saving pages, when input signal "save all" is true
      if(stop and save && !row is saving){
        // reset inner registers
        id cache row = pointer for end;
        wait_data = false;
        // set index of pages array in correct location
        if(pointer_for_end == 32){
          pointer for end = 0;
           stop_and_save = false;
          save_in_next_clk = true;
        }else{
           pointer for end++;
```

```
/// cout<<"pointer_for_end " <<pointer_for_end<<endl;
}
if(save in next clk && m ready){
  m_save_all = true;
  save in next clk = false;
}
if(cache_hit && !stop_and_save){
  //cout<<"======= " << addr<<endl;
  // writing
  if(inner write){
    cache_memory[id_cache_row][bias] = inner_cell;
                                                         // cell is updated
    cache memory[id cache row][17] = 1;
    inner write = false;
   // cout<<"write bro " << inner cell<<endl;</pre>
  }
  // reading
  if(inner read){
    mc data from cell = cache memory[id cache row][bias];
    //cout<<"read bro " << cache_memory[id_cache_row][bias] <<endl;
    inner read = false;
  }
}
// this part2 need for correct saving pages, when input signal "save all" is true
if(stop and save && cache memory[id cache row][17] == 1){
  row is saving = true;
}
// if cache is missing, we should updating cache block
if(!cache hit && (inner read | | inner write | | isEmpty) | | stop and save){
  //set the updating flag
  updating cache = true;
  mc ready = false;
  memory lock = false;
  m write = false;
  m read = false;
  // save a old row in the memory
  if(cache_memory[id_cache_row][17] == 1 && m_ready){
    // set signals to writing in memory
    m write = true;
    m_addr_cell = (cache_memory[id_cache_row][16] << 4) | id_cell; // set addr
```

```
m_data_to_cell = cache_memory[id_cache_row][id_cell];
                                                                          // set data
                                                  // incrementing counter id of the cells
           id cell++;
           memory lock = true;
           // if row is save, reset flag "row is changed"
           if(id cell == 16){
             cache_memory[id_cache_row][17] = 0;
             id cell = 0;
             row_is_saving = false;
           }
        }
        // read a new row
        if(cache_memory[id_cache_row][17] == 0 && !memory_lock && m_ready &&
!stop and save){
          // wait data from real memory
           if(wait data){
             cache memory[id cache row][id cell] = m data from cell.read();
             id_cell++;
           }
           // if row is read, the change a tag
           if(id cell == 16){
             cache_memory[id_cache_row][16] = tag;
             id cell = 0;
             wait_data = false;
             isEmpty = false;
             updating cache = false;
           }else{
             // set signals to reading from memory
             m read = true;
             m_addr_cell = (tag << 4) | id_cell;
                                                              // set addr
             wait_data = true;
           }
        }
      }
      delay = 0;
    }else{
      delay++;
      if(true)
        mc_ready = false;
    wait();
```

Memory_controller.h

```
#include "systemc.h"
#ifndef MEMORY CONTROLLER H
#define MEMORY_CONTROLLER_H
  SC MODULE (Memory controller)
  {
    sc_in_clk clk;
                               // main clock
    sc in<bool> sreset;
                                  // restart
    // to cache
                                     // read from cache cell
    sc out<bool> ch read;
    sc out<bool> ch write;
                                     // write to cache in cell
    sc out<sc uint<12>> ch addr cell;
                                          // addr needing memory cell
    sc out<sc uint<32>> ch data to cell; // data wrote in memory cell
    sc in<sc uint<32>> ch data from cell; // data from memory cell
    sc_in<bool> ch_ready;
    sc out<bool> ch save data;
    // to command decoder
    sc in<sc uint<8>> cd cmd;
    sc in<sc uint<12>> cd operand1;
    sc in<sc uint<12>> cd operand2;
    sc out<sc uint<32>> cd data cell;
    // alu
    //--registers
    sc_out<sc_uint<4>> alu_reg_id;
                                          // read from cache cell
    sc out<bool> alu reg read;
    sc out<bool> alu reg write;
                                          // write to cache in cell
    sc out<sc uint<32>> alu reg data to;
    sc in<sc uint<32>> alu reg data from;
    //--flags
    sc_in<bool> alu_fbs;
    sc in<bool> alu fss;
    sc in<bool> alu fes;
    sc in<bool> alu fnes;
    sc in<bool> alu fbes;
    sc in<bool> alu fses;
    // to io
    sc out<bool>io read;
    sc out<bool>io write;
    sc_out<sc_uint<12> > io_data_to_reg;
    sc in<sc uint<12>>io data from reg;
```

```
int cmd_counter = 0;
    bool memory lock;
                             // one of the memory controller block blocked access to
memory
    bool first_step = true;
                            // cmd in first step of the execute
    bool second_step = true;
    bool wait cmd;
                           // memory controller send signal "getNewCmd", and is awaiting
result
    bool end = false;
    // the inner registers
    int comand, type_slave, cmd_group, id_cmd, inner_reg;
    int op1, op2;
    int cd delay = 0;
    int mc delay = 0;
    int alu_delay = 0;
    // sub-programs
    int level1, level2, level3, level4;
    void controlling();
    SC CTOR(Memory controller):
        clk("clk"),
        sreset("sreset"),
        ch_read("ch_read"),
        ch write("ch write"),
        ch_addr_cell("ch_addr_cell"),
        ch data to cell("ch data to cell"),
        ch data from cell("ch data from cell"),
        ch_save_data("ch_save_data"),
        cd_cmd("cd_cmdcmd"),
        cd operand1("cd operand1"),
        cd operand2("cd operand2"),
        cd_data_cell("cd_data_cell"),
        alu reg id("alu reg id"),
        alu_reg_read("alu_reg_read"),
        alu reg write("alu reg write"),
        alu_reg_data_to("alu_reg_data_to"),
        alu reg data from("alu reg data from"),
        alu fbs("alu fbs"),
        alu fss("alu fss"),
        alu fes("alu fes"),
        alu fnes("alu fnes"),
        alu fbes("alu fbes"),
        alu_fses("alu_fses")
      SC_CTHREAD(controlling, clk.pos());
      async_reset_signal_is(sreset,false);
    }
  };
#endif
```

Memory_controller.cpp

```
#include "Memory controller.h"
void Memory controller::controlling()
  alu_reg_read = false;
                                   // don't read from alu
  alu reg write = false;
                                   // don't write in alu reg
                                // don't write in memory/cache
  ch write = false;
                                // only read new cmd from memory
  ch read = false;
  io read = false;
  io write = false;
  cd data cell = 0;
                                  // send nope comand to comd decoder
  ch save data = false;
  //if(ch ready)
    mc delay++;
  // memory controller is work only if cache ready
  if(ch ready && !end && mc delay >1){
    // don't process if cmd nope or controller is busy
    if(cd cmd.read() != 0 && first step){
      // read operands and comand in buffer
      op1 = cd operand1.read();
      op2 = cd operand2.read();
      comand = cd_cmd.read();
      type_slave = comand & 1;
      cmd group = (comand >> 1) & 7;
      id cmd = (comand >> 4) & 15;
      wait_cmd = false;
      cmd_counter++;
    // if cmd for memory controoler, then work
    if(type slave == 1)
    {
      if(first_step && second_step){
        // first step
        switch(cmd_group){
          // moving cmd
          case(1):
             // mov addr, #5 (1 time)
             if(id\ cmd == 0) {
```

```
// set signals for write
  ch write = true;
  ch addr cell = op1; // addr of cell in memory
  ch data to cell = op2; // data, which will be written
  // set flags for this cmd
  memory_lock = true;
  first_step = true;
  mc delay=0;
  //cout<<"mov addr, #5"<<endl;
  break;
}
// mov X, addr (2 time) -- read data-cell from addr
if(id_cmd == 1 | | id_cmd == 4) {
  // set signals for read
  ch_read = true;
  ch_addr_cell = op2;
  // set flags for this cmd
  memory_lock = true;
  first step = false;
  mc delay=0;
  //cout<< " mov addr, addr or mov reg, addr"<<endl;
  break;
}
// mov X, reg (2 time) -- read data from register
if(id_cmd == 2 | | id_cmd == 3) {
  // set signals for read
  alu reg read = true;
  alu_reg_id = op2;
  // set flags for this cmd
  memory lock = true;
  first_step = false;
  //cout<<" mov addr, reg or mov reg, reg"<<endl;
  break;
}
// mov reg, #5 (1 time)
if(id_cmd == 5) {
  // set signals for write
  alu reg write = true;
                       // id of reg
  alu_reg_id = op1;
```

```
alu_reg_data_to = op2; // data, which will be written
    // set flags for this cmd
    memory lock = true;
    first_step = true;
    //cout<<"mov reg, #5"<<endl;
    break;
  }
  // mov reg, cmd_counter (1 time)
  if(id_cmd == 6) {
    // set signals for write
    alu reg write = true;
                              // id of reg
    alu_reg_id = op1;
    alu reg data to = cmd counter; // data, which will be written
    // set flags for this cmd
    memory lock = true;
    first_step = true;
    //cout<<"mov reg, cmd_counter"<<endl;</pre>
    break;
  }
  // mov cmd counter, reg1 (2 time)
  if(id_cmd == 7) {
    // set signals for write
    alu_reg_read = true;
                              // id of reg
    alu_reg_id = op2;
    alu_reg_data_to = cmd_counter; // data, which will be written
    // set flags for this cmd
    memory_lock = true;
    first step = false;
    //cout<<"mov cmd_counter, reg1"<<endl;
    break;
  break;
// jumping
case(2):
  // jmp #5 (jump to addr)
  if(id cmd == 0) {
    cmd counter = op1;
    first_step = true;
    //cout<<"jmp #5 "<<endl;
    break;
```

```
// jump if condition is true
if(id cmd == 1) {
  //cout<<"jump if condition"<<endl;
  // fbs-1, fss-2, fes-3, fnes-4, fbes-5, fses-6
  if(op1 == 1 && alu fbs){ cmd counter = op2; /*cout<<"alu fbs"<<endl;*/}
  if(op1 == 2 && alu_fss){ cmd_counter = op2; /*cout<<"alu_fss"<<endl;*/}</pre>
  if(op1 == 3 && alu_fes){ cmd_counter = op2;/* cout<<"alu_fes"<<endl;*/}
  if(op1 == 4 && alu fnes){ cmd counter = op2; /*cout<<"alu fnes"<<endl;*/}
  if(op1 == 5 && alu_fbes){ cmd_counter = op2; /*cout<<"alu_fbes"<<endl;*/}
  if(op1 == 6 && alu_fses){ cmd_counter = op2; /*cout<<"alu_fses"<<endl;*/}
  first step = true;
  break;
}
// ret
if(id_cmd == 2) {
  //cout<<"ret"<<endl;
  if(level4 != 0){
    cmd counter = level4;
    level4 = 0;
  }else if(level3 != 0){
    cmd counter = level3;
    level3 = 0;
  }else if(level2 != 0){
    cmd counter = level2;
    level2 = 0;
  }else if(level1 != 0){
    cmd_counter = level1;
    level1 = 0;
  }
  first step = true;
  break;
}
// call adr
if(id cmd == 3) {
  //cout<<"call adr"<<endl;
  if(level1 == 0){
    level1 = cmd counter;
    cmd counter = op1;
```

```
else if(level2 == 0){
      level2 = cmd counter;
      cmd counter = op1;
    else if(level3 == 0){
      level3 = cmd counter;
      cmd_counter = op1;
    else if(level 4 == 0){
      level4 = cmd_counter;
      cmd_counter = op1;
    }
    first_step = true;
    break;
  }
  if(id\ cmd == 4) \{
    //cout<<"end"<<endl;
    end = true;
    memory_lock = true;
    first_step = true;
    ch_save_data = true;
    break;
  }
  break;
// movxing cmd
case(3):
  // movx reg1, reg2 (reg1 = memory[*reg2]) STEP1 - read addr from reg2
  if(id_cmd == 0) {
    //cout<<"movx reg1, reg2"<<endl;
    // set signals for read
    alu reg read = true;
    alu_reg_id = op2;
    // set flags for this cmd
    memory lock = true;
    first_step = false;
    break;
  }
  // movx reg1, addr (reg1 = memory[*addr]) STEP1 - read addr from addr
  if(id_cmd == 1) {
    // cout<<"movx reg1, addr"<<endl;
    // set signals for read
    ch_read = true;
```

```
ch_addr_cell = op2;
               // set flags for this cmd
               memory lock = true;
               first_step = false;
               mc_delay=0;
               break;
             }
             // movm reg1, reg2 (memory[*reg2] = reg1) STEP1 - read addr from reg2
             if(id\ cmd == 2) 
               //cout<<"movm reg1, reg2"<<endl;
               // set signals for read
               alu reg read = true;
               alu_reg_id = op2;
               // set flags for this cmd
               memory_lock = true;
               first_step = false;
               break;
             }
             // movm addr, reg2 (memory[*reg2] = memory[addr]) STEP1 - read addr from
reg2
             if(id cmd == 3) {
               //cout<<"movm addr, reg2"<<endl;
               // set signals for read
               alu reg read = true;
               alu_reg_id = op2;
               // set flags for this cmd
               memory_lock = true;
               first step = false;
               break;
             }
             break;
           // reading
           case(4):
             //mov reg, -io_reg-
             if(id\_cmd == 0){
               //cout<<"mov reg, -io_reg-"<<endl;
               // set signals for read
               io_read = true;
```

```
// set flags for this cmd
         memory lock = true;
         first step = false;
         break;
      }
      // mov -io_reg-, reg
      if(id_cmd == 1){
        //cout<<"mov -io_reg-, reg"<<endl;</pre>
        // set signals for read
         alu_reg_read = true;
         alu_reg_id = op1;
        // set flags for this cmd
         memory_lock = true;
         first step = false;
         break;
      break;
  if(first_step){
    op1 = 0;
    op2 = 0;
    comand = 0;
    type_slave = 0;
    cmd_group = 0;
    id_cmd = 0;
    first_step = true;
  }
else if(second_step)
  switch(cmd group){
    // moving cmd
    case(1):
      // mov addr, addr (2 time)
      if(id_cmd == 1) {
         // set signals for write
         ch write = true;
         ch_addr_cell = op1;
         ch data to cell = ch data from cell.read();
         // set flags for this cmd
         memory_lock = true;
         second_step = true;
```

```
mc_delay=0;
  break;
}
// mov addr, reg (2 time)
if(id cmd == 2) {
  // set signals for write
  ch write = true;
  ch_addr_cell = op1;
  ch_data_to_cell = alu_reg_data_from.read();
  // set flags for this cmd
  memory_lock = true;
  second step = true;
  mc_delay=0;
  break;
}
// mov reg, reg (2 time)
if(id_cmd == 3) {
  // set signals for write
  alu_reg_write = true;
  alu_reg_id = op1;
  alu_reg_data_to = alu_reg_data_from.read();
  // set flags for this cmd
  memory lock = true;
  second_step = true;
  break;
}
// mov reg, addr (2 time)
if(id_cmd == 4) {
  // set signals for write
  alu reg write = true;
  alu_reg_id = op1;
  alu_reg_data_to = ch_data_from_cell.read();
  // set flags for this cmd
  memory lock = true;
  second_step = true;
  break;
}
// mov cmd_counter, reg (2 time)
```

```
if(id cmd == 7) {
    // set signals for write
    cmd counter = alu reg data from.read();
    // set flags for this cmd
    memory_lock = false;
    second_step = true;
    break;
  break;
// Indirect addressing
case(3):
  // movx reg1, reg2 (reg1 = memory[*reg2]) STEP2 - read data from memory
  if(id cmd == 0){
    // set signals for read
    ch read = true;
    ch_addr_cell = alu_reg_data_from.read() & 4095;
    // set flags for this cmd
    memory lock = true;
    second_step = false;
    mc_delay=0;
    break;
  }
  // movx reg1, addr (reg1 = memory[*addr]) STEP2 - read data from addr
  if(id cmd == 1) {
    // set signals for read
    ch_read = true;
    ch addr cell = ch data from cell.read() & 4095;
    // set flags for this cmd
    memory lock = true;
    second_step = false;
    mc delay=0;
    break;
  }
  // movm reg1, reg2 (memory[*reg2] = reg1) STEP2 - read data from reg1
  if(id cmd == 2) {
    // save addr in inner register
    inner_reg = alu_reg_data_from.read();
    // set signals for read
    alu_reg_read = true;
```

```
alu_reg_id = op1;
               // set flags for this cmd
               memory lock = true;
               second_step = false;
               break;
             }
             // movm addr, reg2 (memory[*reg2] = memory[addr]) STEP2 - read data from
memory
             if(id_cmd == 3) {
               // save addr in inner register
               inner_reg = alu_reg_data_from.read();
               // set signals for read
               ch read = true;
               ch_addr_cell = op1;
               // set flags for this cmd
               memory lock = true;
               second_step = false;
               mc_delay=0;
               break;
             }
           case(4):
             //mov reg, io_reg
             if(id\_cmd == 0){
               // set signals for read
               alu_reg_write = true;
               alu_reg_id = op1;
               alu reg data to = io data from reg.read();
               // set flags for this cmd
               memory_lock = true;
               second_step = true;
               break;
             // mov io_reg, reg
             if(id cmd == 1){
               // set signals for read
               io write = true;
               io_data_to_reg = alu_reg_data_from.read() & 4095;
```

```
// set flags for this cmd
               memory_lock = true;
               second step = true;
               break;
             }
        }
         if(second_step){
           op1 = 0;
           op2 = 0;
           comand = 0;
           type slave = 0;
           cmd group = 0;
           id_cmd = 0;
           first step = true;
      }else{
        switch(cmd_group){
           case(3):
             // movx reg1, reg2 (reg1 = memory[*reg2]) STEP3 - write data from memory in
register
             if(id cmd == 0 | | id cmd == 1){
               // set signals for read
               alu_reg_write = true;
               alu_reg_id = op1;
               alu_reg_data_to = ch_data_from_cell;
               // set flags for this cmd
               memory_lock = true;
               break;
             }
                          // movm reg1, reg2 (memory[*reg2] = reg1) STEP2 - read data
from reg1
             if(id_cmd == 2) {
               // set signals for write
               ch write = true;
               ch_addr_cell = inner_reg;
               ch_data_to_cell = alu_reg_data_from.read();
               // set flags for this cmd
               memory lock = true;
               mc_delay=0;
               break;
             }
```

```
// movm addr, reg2 (memory[*reg2] = memory[addr]) STEP2 -
read data from memory
            if(id\ cmd == 3) {
               // set signals for write
               ch write = true;
               ch_addr_cell = inner_reg;
               ch_data_to_cell = ch_data_from_cell.read();
              // set flags for this cmd
               memory_lock = true;
               mc delay=0;
               break;
            break;
        }
        op1 = 0;
        op2 = 0;
        comand = 0;
        type slave = 0;
        cmd_group = 0;
        id cmd = 0;
        first_step = true;
        second_step = true;
      }
    // set signal for read cmd
    if(wait_cmd){
      cd data cell = ch data from cell;
      if(cd delay \geq 2){
        wait_cmd = false;
        cd_delay = 0;
      }else{
        cd delay++;
      memory lock = true;
    }
    if(!memory_lock){
      // set signal for read cmd
      ch read = true;
                             // read new cmd from memory
      ch addr cell = cmd counter; // set addr, witch will be read from memory
      wait_cmd = true;
```

```
// reset inner register
    type_slave = 0;
    cmd_group = 0;
    id_cmd = 0;
    mc_delay=0;
}

// free lock
    memory_lock = false;
}else{
    ch_save_data = false;
}

wait();
}
```

Command_decoder.h

```
#include "systemc.h"
#ifndef Command_decoder_h
#define
             Command decoder h
  SC MODULE(Command decoder){
    sc in clk clk;
                            // main clock
    sc in<bool> sreset;
                                // restart
    // to memory controller and alu
    sc out<sc uint<8>> cmd;
    sc out<sc uint<12>> operand1;
    sc out<sc uint<12>> operand2;
    sc_in<sc_uint<32>> data_cell;
    void decoding command();
    SC_CTOR(Command_decoder) :
        cmd("cmd"),
        operand1("operand1"),
        operand2("operand2"),
        data cell("data cell")
      cout << "new Command_decoder" << endl;</pre>
      SC CTHREAD(decoding command, clk.pos());
      async reset signal is(sreset,false);
    }
  };
#endif
```

Command_decoder.cpp

ALU.h

```
#include "systemc.h"
#ifndef ALU_H
#define ALU_H
SC MODULE(Alu){
        sc in clk clk;
        sc_in<bool> sreset;
    // to command decoder
    sc in<sc uint<8>> cmd;
    sc_in<sc_uint<12>> operand1;
    sc_in<sc_uint<12>> operand2;
    // memory controller
    sc in<sc uint<4>> alu reg id;
    sc_in<bool> alu_reg_read;
                                            // read from cache cell
                                            // write to cache in cell
    sc_in<bool> alu_reg_write;
    sc in<sc uint<32>> alu reg data to;
    sc out<sc uint<32>> alu reg data from;
    sc_out<bool> alu_fbs;
    sc_out<bool> alu_fss;
    sc_out<bool> alu_fes;
    sc out<bool> alu fnes;
    sc out<bool> alu fbes;
    sc_out<bool> alu_fses;
    //registers
    unsigned int registers[16];
    // fbs-1, fss-2, fes-3, fnes-4, fbes-5, fses-6
    bool fbs, fss, fes, fnes, fbes, fses;
    // Mathematical actions (result write in a)
    void _add(int a, int b);
    void _sub(int a, int b);
    void mult(int a, int b);
    void _div(int a, int b);
    void inc(int a);
    void _dec(int a);
    // Boolean actions
    void xor(int a, int b);
    void _and(int a, int b);
    void _or(int a, int b);
    void _not(int a);
    // shifts
    void _rs(int a);
    void _ls(int a);
```

```
void rsn(int a, int n);
    void _lsn(int a, int n);
    // comparisons
    void fbs(int first, int two);
    void fss(int first, int two);
    void _fbes(int first, int two);
    void _fses(int first, int two);
    void fes(int first, int two);
    void _fnes(int first, int two);
    void calculate();
    void clear_regs_and_flags();
    int comand, type_slave, cmd_group, id_cmd;
    int id_reg, op1, op2;
        SC_CTOR(Alu):
                clk("clk"),
                sreset("reset"),
         cmd("cmd"),
         operand1("operand1"),
         operand2("operand2"),
         alu_reg_id("alu_reg_id"),
         alu_reg_read("alu_reg_read"),
         alu_reg_write("alu_reg_write"),
         alu_reg_data_to("alu_reg_data_to"),
         alu_reg_data_from("alu_reg_data_from"),
         fbs("fbs"),
         fss("fss"),
         fes("fes"),
         fnes("fnes"),
         fbes("fbes"),
         fses("fses")
      SC_CTHREAD(calculate, clk.pos());
      cout << "Executing new" << endl;</pre>
       async_reset_signal_is(sreset,false);
      clear_regs_and_flags();
        }
};
#endif
```

ALU.cpp

```
#include "ALU.h"
void Alu::clear_regs_and_flags(){
   // reset cashe
   for(int i = 0; i < (sizeof(registers)/sizeof(*registers)); i++)
      registers[i] = 0;

// clear registers</pre>
```

```
fbs = 0;
  fss = 0;
  fes = 0;
  fnes = 0;
  fbes = 0;
  fses = 0;
}
void Alu::calculate(){
  // Set uniq number of register
  id_reg = alu_reg_id.read();
  // write to registers
  if(alu_reg_write.read())
    registers[id_reg] = alu_reg_data_to.read();
  // read from registers
  if(alu_reg_read.read()){
    alu_reg_data_from = registers[id_reg];
  }
  // alu work
  op1 = operand1.read();
  op2 = operand2.read();
  comand = cmd.read();
  type_slave = comand & 1;
  if(type_slave == 0)// alu is \phi slave with id equal zero
  {
    cmd group = (comand >> 1) \& 7;
    id_cmd = (comand >> 4) & 15;
    switch(cmd_group){
      case (0):
         // nope comand
         break:
      // Mathematic
      case(1):
         if(id_cmd == 0) { _add(op1, op2); break; }
         if(id_cmd == 1) { _sub(op1, op2); break; }
         if(id_cmd == 2) { _mult(op1, op2); break; }
         if(id cmd == 3) { div(op1, op2); break; }
         if(id_cmd == 4) { _inc(op1); break; }
         if(id_cmd == 5) { _dec(op1); break; }
         break;
      // Boolean
      case(2):
         if(id_cmd == 0) { _xor(op1, op2); break; }
         if(id_cmd == 1) { _and(op1, op2); break; }
         if(id_cmd == 2) { _or(op1, op2); break; }
```

```
if(id cmd == 3) { not(op1); break; }
         break;
       // Shifts
       case(3):
         if(id cmd == 0) { rs(op1); break; }
         if(id_cmd == 1) { _ls(op1); break; }
         if(id_cmd == 2) { _rsn(op1, op2); break; }
         if(id cmd == 3) { Isn(op1, op2); break; }
         break;
       // Inequality
       case(4):
         if(id_cmd == 0) { _fbs(op1, op2); break; }
         if(id_cmd == 1) { _fss(op1, op2); break; }
         if(id_cmd == 2) { _fbes(op1, op2); break; }
         if(id_cmd == 3) { _fses(op1, op2); break; }
         if(id_cmd == 4) { _fes(op1, op2); break; }
         if(id cmd == 5) { fnes(op1, op2); break; }
         break;
    }
  }
  alu fbs = fbs;
  alu_fss = fss;
  alu fes = fes;
  alu fnes = fnes;
  alu fbes = fbes;
  alu fses = fses;
  wait();
}
// Mathematical actions (result write in a)
void Alu:: add(int id 1, int id 2){ registers[id 1] += registers[id 2]; /*cout<<"add"<<endl;*/}</pre>
void Alu::_sub(int id_1, int id_2){ registers[id_1] -= registers[id_2]; /*cout<<"sub"<<endl;*/}</pre>
void Alu::_mult(int id_1, int id_2){registers[id_1] *= registers[id_2]; /*cout<<"mult"<<endl;*/}</pre>
void Alu::_div(int id_1, int id_2){ registers[id_1] /= registers[id_2];/* cout<<"div"<<endl;*/}</pre>
void Alu:: inc(int id 1){registers[id 1] += 1; /*cout<<""<<endl;*/}</pre>
void Alu:: dec(int id 1){registers[id 1] -= 1; /*cout<<""<<endl;*/}</pre>
// Boolean actions
void Alu:: xor(int id 1, int id 2){registers[id 1] = registers[id 1] xor registers[id 2];
/*cout<<"xor"<<endl;*/}
void Alu::_and(int id_1, int id_2){registers[id_1] &= registers[id_2];/* cout<<"and"<<endl;*/}</pre>
void Alu::_or(int id_1, int id_2){registers[id_1] |= registers[id_2]; /*cout<<"or"<<endl;*/}</pre>
void Alu::_not(int id_1){registers[id_1] = ~registers[id_1]; /*cout<<"not"<<endl;*/}</pre>
// shifts
void Alu::_rs(int id_1){ registers[id_1] = registers[id_1] >> 1; /*cout<<"rs"<<endl;*/}</pre>
void Alu::_ls(int id_1){ registers[id_1] = registers[id_1] << 1; /*cout<<"ls"<<endl;*/}</pre>
void Alu::_rsn(int id_1, int id_2){ registers[id_1] = registers[id_1] >> registers[id_2];
/*cout<<"rsn"<<endl;*/}
```

```
void Alu::_lsn(int id_1, int id_2){ registers[id_1] = registers[id_1] << registers[id_2];
/*cout<<"lsn"<<endl;*/}

// comparison
// fbs-1, fss-2, fes-3, fnes-4, fbes-5, fses-6
void Alu::_fbs(int id_1, int id_2){ fbs = registers[id_1] > registers[id_2]; /*cout<<"bfs"<<endl;*/}
void Alu::_fss(int id_1, int id_2){ fss = registers[id_1] < registers[id_2]; /*cout<<"fss"<<endl;*/}
void Alu::_fbes(int id_1, int id_2){ fbes = registers[id_1] >= registers[id_2]; /*cout<<"fbes"<<endl;*/}
void Alu::_fses(int id_1, int id_2){ fses = registers[id_1] <= registers[id_2]; /*cout<<"fses"<<endl;*/}
void Alu::_fes(int id_1, int id_2){ fes = registers[id_1] == registers[id_2]; /*cout<<"fes"<<endl;*/}
void Alu::_fnes(int id_1, int id_2){ fnes = registers[id_1] != registers[id_2]; /*cout<<"fnes"<<endl;*/}</pre>
```

io_module.h

```
#include "systemc.h"
#ifndef IO_H
#define IO_H
  SC MODULE (IO)
    int io_register;
    sc_in_clk clk;
                                // main clock
                                    // restart
    sc_in<bool> sreset;
    // to mc
    sc_in<bool> io_read;
    sc in<bool>io write;
    sc in<sc uint<12>>io data to reg;
    sc_out<sc_uint<12> > io_data_from_reg;
    // from user
    sc in<bool> user read;
    sc_in<bool> user_write;
    sc_in<sc_uint<12> > user_data_to_reg;
    sc_out<sc_uint<12> > user_data_from_reg;
    void io_cycle();
    SC_CTOR(IO) :
          clk("clk"),
          sreset("sreset"),
          io_read("io_read"),
          io write("io write"),
          io_data_to_reg("io_data_to_reg"),
          io_data_from_reg("io_data_from_reg"),
          user_read("user_read"),
          user_write("user_write"),
          user_data_to_reg("user_data_to_reg"),
           user_data_from_reg("user_data_from_reg")
      SC_CTHREAD(io_cycle, clk.pos());
      async_reset_signal_is(sreset,false);
    }
  };
#endif
```

io_module.cpp

```
#include "io_module.h"

void IO::io_cycle()
{
    while (true) {
        if(user_read.read())
            user_data_from_reg = io_register & 4095;
        if(user_write.read())
            io_register = user_data_to_reg.read();
        if(io_read.read())
            io_data_from_reg = io_register & 4095;
        if(io_write.read())
            io_register = io_data_to_reg.read();
        wait();
    }
}
```

Top.h

```
#include "systemc.h"
#include "Virtual_memory.h"
#include "ALU.h"
#include "Cache.h"
#include "Memory controller.h"
#include "Command decoder.h"
#include "io_module.h"
#ifndef Main_bus
#define Main bus
  SC_MODULE(Top){
                              // main clock
    sc_in_clk clk;
    sc_in<bool> sreset;
                                 // restart
    Virtual_memory vm;
    Alu alu;
    Cache cache:
    Memory controller mc;
    Command_decoder cd;
    IO io;
    // virtual memory <=> real memory
    // to ram memory
                                         // read from cell
    sc_out<bool> ram_out_read;
                                         // write in cell
    sc_out<bool> ram_out_write;
    sc out<sc uint<10> > ram out addr cell;
    sc out<sc uint<32>>ram out data to cell;
    sc in<sc uint<32>> ram in data from cell;
    sc_in<bool> ram_in_ready;
    // to hard memory
                                        // read from cell
    sc_out<bool> hm_out_read;
    sc out<bool> hm out write;
                                        // write in cell
    sc_out<sc_uint<12>>hm_out_addr_cell;
    sc_out<sc_uint<32>>hm_out_data_to_cell;
    sc_in<sc_uint<32> > hm_in_data_from_cell;
    sc in<bool> hm in ready;
    // memory <-> cache
    sc signal<br/>bool> m read;
                                        // if data in cache not exit, get it from memory
    sc signal<br/>bool> m write;
    sc signal<sc uint<12>> m addr cell;
                                             // addr needing memory cell
    sc_signal<sc_uint<32> > m_data_to_cell;
                                               // data wrote in memory cell
    sc_signal<sc_uint<32>> m_data_from_cell; // data from memory cell
                                         // cache is ready to work
    sc_signal<bool> m_ready;
    sc_signal<bool> m_save_data;
    // cache <-> memory controller
    sc signal<bool> mc read;
                                         // read from cache cell
```

```
sc signal<br/>bool> mc write;
                                      // write to cache in cell
sc_signal<sc_uint<12> > mc_addr_cell;
                                           // addr needing memory cell
                                            // data wrote in memory cell
sc_signal<sc_uint<32> > mc_data_to_cell;
sc_signal<sc_uint<32>> mc_data_from_cell; // data from memory cell
                                      // cache is ready to work
sc signal<br/>bool> mc ready;
sc signal<br/>bool> mc save data;
// command decoder <-> alu and memory controller
sc signal<sc uint<8>> cmd;
sc signal<sc uint<12>> operand1;
sc signal<sc uint<12>> operand2;
sc_signal<sc_uint<32>> data_cell;
// alu <-> memory controller
sc signal<sc uint<4>> reg id;
sc_signal<bool> reg_read;
                                      // read from cache cell
sc_signal<bool> reg_write;
                                      // write to cache in cell
sc signal<sc uint<32>> reg data to;
sc signal<sc uint<32>> reg data from;
//--flags
sc_signal<bool> fbs;
sc signal<bool> fss;
sc_signal<bool> fes;
sc_signal<bool> fnes;
sc_signal<bool> fbes;
sc_signal<bool> fses;
// memory controller <-> io_module
sc signal<br/>bool> io read;
sc_signal<bool> io_write;
sc signal<sc uint<12>>io data to reg;
sc_signal<sc_uint<12> > io_data_from_reg;
// User <-> io_module
sc in<bool> user read;
sc_in<bool> user_write;
sc_in<sc_uint<12> > user_data_to_reg;
sc_out<sc_uint<12> > user_data_from_reg;
void main cycle();
SC CTOR(Top): vm("memory"), cache("cache"), mc("mc"),
    alu("alu"), cd("cd"), io("io"){
  // 1. MEMORY
  vm.clk(clk);
  vm.sreset(sreset);
  // to cache
  vm.ch_out_data_from_cell(m_data_from_cell);
  vm.ch_in_data_to_cell(m_data_to_cell);
  vm.ch_in_addr_cell(m_addr_cell);
  vm.ch_in_read(m_read);
  vm.ch in write(m write);
```

```
vm.ch out ready(m ready);
vm.ch_in_save_all(m_save_data);
// to real memory
vm.ram out read(ram out read);
vm.ram out write(ram out write);
vm.ram out addr cell(ram out addr cell);
vm.ram_out_data_to_cell(ram_out_data_to_cell);
vm.ram_in_data_from_cell(ram_in_data_from_cell);
vm.ram in ready(ram in ready);
vm.hm out read(hm out read);
vm.hm out write(hm out write);
vm.hm_out_addr_cell(hm_out_addr_cell);
vm.hm out data to cell(hm out data to cell);
vm.hm_in_data_from_cell(hm_in_data_from_cell);
vm.hm_in_ready(hm_in_ready);
// 2. CACHE
cache.clk(clk);
cache.sreset(sreset);
// to memory controller
cache.mc_data_from_cell(mc_data_from_cell);
cache.mc data to cell(mc data to cell);
cache.mc_addr_cell(mc_addr_cell);
cache.mc read(mc read);
cache.mc_write(mc_write);
cache.mc ready(mc ready);
cache.mc_save_all(mc_save_data);
// to memory
cache.m read(m read);
                                 // if data in cache not exit, get it from memory
cache.m_write(m_write);
cache.m addr cell(m addr cell);
                                     // addr needing memory cell
cache.m data to cell(m data to cell);
                                        // data wrote in memory cell
cache.m_data_from_cell(m_data_from_cell); // data from memory cell
cache.m_ready(m_ready);
cache.m_save_all(m_save_data);
// 3. COMANDS DECODER
cd.clk(clk);
cd.sreset(sreset);
cd.cmd(cmd);
cd.operand1(operand1);
cd.operand2(operand2);
cd.data_cell(data_cell);
// 5. ALU
alu.clk(clk);
alu.sreset(sreset);
// to command decoder
alu.cmd(cmd);
alu.operand1(operand1);
alu.operand2(operand2);
// to memory controller
// --flag
```

```
alu.alu fbs(fbs);
alu.alu_fss(fss);
alu.alu_fes(fes);
alu.alu fnes(fnes);
alu.alu fbes(fbes);
alu.alu fses(fses);
// --registers and acums
alu.alu_reg_id(reg_id);
alu.alu_reg_read(reg_read);
alu.alu_reg_write(reg_write);
alu.alu reg data to(reg data to);
alu.alu_reg_data_from(reg_data_from);
// 6. MEMORY CONTROLLER
mc.clk(clk);
mc.sreset(sreset);
// to command decoder
mc.cd cmd(cmd);
mc.cd operand1(operand1);
mc.cd_operand2(operand2);
mc.cd_data_cell(data_cell);
// to alu
// -- flags
mc.alu_fbs(fbs);
mc.alu fss(fss);
mc.alu_fes(fes);
mc.alu_fnes(fnes);
mc.alu fbes(fbes);
mc.alu_fses(fses);
// -- registers and acums
mc.alu_reg_id(reg_id);
mc.alu_reg_read(reg_read);
mc.alu_reg_write(reg_write);
mc.alu_reg_data_to(reg_data_to);
mc.alu_reg_data_from(reg_data_from);
// to cache
mc.ch_read(mc_read);
mc.ch write(mc write);
mc.ch_addr_cell(mc_addr_cell);
mc.ch_data_to_cell(mc_data_to_cell);
mc.ch_data_from_cell(mc_data_from_cell);
mc.ch_ready(mc_ready);
mc.ch save data(mc save data);
// to io_module
mc.io_read(io_read);
mc.io_write(io_write);
mc.io data to reg(io data to reg);
mc.io_data_from_reg(io_data_from_reg);
// 7.IO_MODULE
io.clk(clk);
io.sreset(sreset);
```

```
// to mc
io.io_read(io_read);
io.io_write(io_write);
io.io_data_to_reg(io_data_to_reg);
io.io_data_from_reg(io_data_from_reg);

io.user_read(user_read);
io.user_write(user_write);
io.user_data_to_reg(user_data_to_reg);
io.user_data_from_reg(user_data_from_reg);

cout<<"Signals initializing is finished"<<endl;
};
#endif</pre>
```