
Nom i Cognoms:

1) (3p.) Un dels circuits d'exemple del proteus presenta la següent connexió d'un altaveu als pins de sortida d'un micro.



- a) Quina és la finalitat de les resistències R1 i R2?
- b) Quin avantatge té que cada born de l'altaveu estigui connectat a 2 pins del micro?
- c) Quin avantatge té que un dels borns de l'altaveu estigui connectat a RB2-RB3 en comptes d'estar connectat a massa? (NOTA: per a fer sonar l'altaveu, el senyal als pins RB2-RB3 és el negat del senyal als pins RB0-RB1)

2) (1p.) Calculeu el fan-out estàtic d'un pin de E/S standar del 18F4550. Absolute Maximum Ratings $^{(\dagger)}$

Ambient temperature under bias	40°C to +85°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to VSS (except VDD and MCLR) (Note 3)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to VSS	0.3V to +7.5V
Voltage on MCLR with respect to VSS (Note 2)	0V to +13.25V
Total power dissipation (Note 1)	1.0W
Maximum current out of VSS pin	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, IIK (VI < 0 or VI > VDD)	±20 mA
Output clamp current, IOK (VO < 0 or VO > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports	200 mA

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial					
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions		
	VIL	Input Low Voltage						
		I/O Ports (except RC4/RC5 in USB mode):						
D030		with TTL Buffer	Vss	0.15 VDD	V	VDD < 4.5V		
D030A			_	0.8	V	4.5V ≤ VDD ≤ 5.5V		
D031		with Schmitt Trigger Buffer	Vss	0.2 VDD	V	_		
		RB0 and RB1	Vss	0.3 VDD	V	When in I ² C™ mode		
D032		MCLR	Vss	0.2 VDD	V			
D032A		OSC1 and T1OSI	Vss	0.3 VDD	V	XT, HS, HSPLL modes ⁽¹⁾		
D033		OSC1	Vss	0.2 VDD	V	EC mode ⁽¹⁾		
	VIH	Input High Voltage						
		I/O Ports (except RC4/RC5 in USB mode):						
D040		with TTL Buffer	0.25 VDD + 0.8V	VDD	V	VDD < 4.5V		
D040A			2.0	VDD	V	4.5V ≤ VDD ≤ 5.5V		
D041		with Schmitt Trigger Buffer RB0 and RB1	0.8 VDD 0.7 VDD	VDD VDD	V V	When in I ² C mode		
D042		MCLR	0.8 VDD	VDD	V			
D042A		OSC1 and T1OSI	0.7 VDD	VDD	V	XT, HS, HSPLL modes ⁽¹⁾		
D043		OSC1	0.8 VDD	VDD	V	EC mode ⁽¹⁾		
	liL	Input Leakage Current ⁽²⁾						
D060		I/O Ports, except D+ and D-	_	±200	nΑ	Vss ≤ VPIN ≤ VDD, Pin at high-impedance		
D061		MCLR	_	±1	μА	Vss ≤ VPIN ≤ VDD		
D063		OSC1	_	±1	μA	Vss ≤ VPIN ≤ VDD		
	IPU	Weak Pull-up Current						
D070	IPURB	PORTB Weak Pull-up Current	50	400	μА	VDD = 5V, VPIN = VSS		
D071	IPURD	PORTD Weak Pull-up Current	50	400	μA	VDD = 5V, VPIN = VSS		

Nom	i	Cognoms:
TIOIII		COZHOIIIS.

3) (1.5p.) Com queden els registres de la taula després d'executar el següent codi? Justifica la respota.

movlb	1
movf	0,0,0
movwf	1,1
movf	0,0,1
movwf	0,0
movf	1,0,1
movwf	0,1

Bank	Address	Valor previ	Valor final
0	0	1	
0	1	2	
0	2	3	
1	0	4	
1	1	5	
1	2	6	

4) (1.5p.) Donat el següent fragment de codi:

	•••	
	clrf	PORTA,0
	clrf	TRISA, 0
	setf	PORTA,0
	movlw	08
	movwf	00,0
loop:	decfsz	00,1,0
-	bra	loop
	clrf	PORTA,0
	•••	

Quant de temps han estat els bits del PORTA a '1' si l'oscil.lador del micro és de 10MHz? Exposa els càlculs.

5) (1 p.) perquè hi ha instruccions com el *decfsz* que poden trigar un cicle, dos o tres? Posa algun exemple.

TABLE 26-2: PIC18FXXXX INSTRUCTION SET

Manage	onio			16-	Bit Inst	ruction V	Vord	Status	
Mnem Opera		Description	Cycles	MSb			LSb	Status Affected	Notes
2015/0.000				MSD			LSD		
		OPERATIONS							
ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and Carry bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a f, a	Complement f	1 (2 or 3)	0001	11da 001a	ffff	ffff	Z, N None	1, 2
CPFSGT	f, a	Compare f with WREG, Skip = Compare f with WREG, Skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f. a	Compare f with WREG, Skip <	1 (2 or 3)		000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2, 0, 4
INCF	f, d, a	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)		11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z, N	1, 2
MOVF	f, d, a	Move f	1	0101	00da	ffff	ffff	Z, N	1
MOVFF	f _s , f _d	Move f _s (source) to 1st word	2	1100	ffff	ffff	ffff	None	
	-51 ·u	f _d (destination) 2nd word		1111		ffff	ffff		
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	1, 2
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	10.47000
RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	1, 2
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N	
SETF	f, a	Setf	1	0110	100a	ffff	ffff	None	1, 2
SUBFWB	f, d, a	Subtract f from WREG with	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	
		Borrow							
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	1, 2
SUBWFB	f, d, a	Subtract WREG from f with	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	500
		Borrow							
LITERAL (OPERAT	IONS							
ADDLW	k	Add Literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND Literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR Literal with WREG	1 -	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Move Literal (12-bit) 2nd word	2	1110	1110	OOff	kkkk	None	
	.,	to FSR(f) 1st word	_	1111	0000	kkkk	kkkk		
MOVLB	k	Move Literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move Literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply Literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with Literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from Literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR Literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	ļ
CONTROL	OPERA	TIONS	•					•	•
ВС	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	1 (2)	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	2	1101	Onnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call Subroutine 1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	_	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	_	Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	n	Go to Address 1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	_	No Operation	1	0000	0000	0000	0000	None	
NOP	_	No Operation	1	1111	xxxx	xxxx	xxxx	None	4
POP	_	Pop Top of Return Stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	_	Push Top of Return Stack (TOS)		0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software Device Reset	1	0000	0000	1111	1111	All	
RETFIE	S	Return from Interrupt Enable	2	0000	0000	0001	000s	GIE/GIEH,	
								PEIE/GIEL	
RETLW	k	Return with Literal in WREG	2	0000	1100	kkkk	kkkk	None	
DETLIDAL	S	Return from Subroutine	2	0000	0000	0001	001s	None	1
RETURN SLEEP	5	Go into Standby mode	1	0000	0000	0000	0011	TO, PD	

d = 0 for result destination to be WREG register d = 1 for result destination to be file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address