
Nom i Cognoms:

1) (2p.) Apliquem el senyal Vi a l'entrada del circuit que es mostra a la figura. El senyal Vi té un duty cycle del 25%.

12/03/2015



Considereu $V\gamma = 2V$.

- a) Quin és el corrent que passa pel led quan aquest està encès?
- b) Quin és el consum mig del led?
- c) Quin és el consum mig de la resistència?
- d) Quina és la potència produïda pel generador de funcions?

2) (1p.) Quina és l'amplada en bits de la pila del 18F4550 ? Per quin motiu ?

3) (1p.) Volem calcular la XOR de les N primeres variables ubicades a memòria (1< N <50) i deixar el resultat a la posició 0x40.

Completeu l'esquelet del programa següent en llentuatge ensamblador del PIC18F4550.

```
#include "p18F4550.inc"

Result EQU 0x40
N EQU 0x41

Org 0
...
... ; incialització de N i codi correcte però irrellevant
...
... ; escriviu el vostre codi a partir d'aquí
```

```
; a partir d'aquest punt només hi ha codi correcte però irrellevant ... ... ... END
```

4) (1p.) Cita dos avantatges i dos inconvenients d'un sistema d'E/S mapejat a memria respecte d'un que no ho estigui.

Nom	i	Cognoms:
TIOII		COZHOIIIS.

5) El segent codi fa la divisi (entera) d'un nombre positiu representat amb 8 bits guardat a la posici 000h entre un nombre positiu representat amb 8 bits guardat a la posici 001h deixant el quocient a la posici 002h.

	TSTFSZ	01,0	
	BRA	cont	
	GOTO	error	;Si el divisor és 0, error
cont:	CLRF	02,0	
	MOVF	01,0,0	
bucle:	SUBWF	00,1,0	
	BN	final	;Si la resta no dóna negatiu seguirem
	INCF	02,1,0	;Incrementem el resultat
	BRA	bucle	
final:			;En aquest punt tenim el resultat

a) Quants cicles triga a fer la divisió si @000h=100d i @001h=11d? (1,5 p.)

b) Quants cicles trigarà en el cas pitjor (1 p.)?

c) Quants Bytes ocupa a memòria el codi anterior (1 p.)?

6) En les instruccions que utilitzen un literal, en quina memòria (codi / dades) està gravat el literal? Posa un exemple de com es codificaria una instrucció que utilitzi un literal (0,5 p.)

7) Explica raonadament com queden les posicions 00 del bank0 i del bank1 després d'executar aquest codi (1 p.)

MOVLB 1 MOVLW 5 CLRF 00,1 CLRF 00,0 ADDWF 00,1,1 SUBWF 00,0,0 ADDWF 00,1,1

Mnemonic, Operands		Description	Cycles	16-Bit Instruction Word				Status	Notes
		Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORII	ENTED (PERATIONS							
ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and Carry bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, Skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, Skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, Skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f, d, a	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z, N	1, 2
MOVF	f, d, a	Move f	1	0101	00da	ffff	ffff	Z, N	1
MOVFF	fs, fd	Move f _c (source) to 1st word	2	1100	ffff	ffff	ffff	None	
	o u	f _d (destination) 2nd word		1111	ffff	ffff	ffff		
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	1, 2
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	
RLCF	f. d. a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C. Z. N	1. 2
RLNCF	f. d. a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z. N	
RRCF	f. d. a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C. Z. N	
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N	
SETF	f. a	Set f	1	0110	100a	ffff	ffff	None	1. 2
SUBFWB	f, d, a	Subtract f from WREG with	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	
		Borrow							
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	1, 2
SUBWFB	f, d, a	Subtract WREG from f with	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	
		Borrow							
SWAPF	f, d, a	Swap Nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f, a	Test f, Skip if 0	1 (2 or 3)	0110	011a	ffff	ffff	None	1, 2
XORWF	f, d, a	Exclusive OR WREG with f	1	0001	10da	ffff	ffff	Z, N	

Computer Interfacing Primer parcial 12/03/2015

Nom i Cognoms:

Mnemonic, Operands		Description	Curles	16-Bit Instruction Word				Status	Neter
		Description	Cycles	MSb	MSb		LSb	Affected	Notes
LITERAL	OPERATI	ons							
ADDLW	k	Add Literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND Literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR Literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Move Literal (12-bit) 2nd word	2	1110	1110	OOff	kkkk	None	
		to FSR(f) 1st word		1111	0000	kkkk	kkkk		
MOVLB	k	Move Literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move Literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply Literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with Literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from Literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR Literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
DATA ME	MORY ↔	PROGRAM MEMORY OPERATI	ONS						
TBLRD*		Table Read	2	0000	0000	0000	1000	None	
TBLRD*+		Table Read with Post-Increment		0000	0000	0000	1001	None	
TBLRD*-		Table Read with Post-Decrement		0000	0000	0000	1010	None	
TBLRD+*		Table Read with Pre-Increment		0000	0000	0000	1011	None	
TBLWT*		Table Write	2	0000	0000	0000	1100	None	
TBLWT*+		Table Write with Post-Increment		0000	0000	0000	1101	None	
TBLWT*-		Table Write with Post-Decrement		0000	0000	0000	1110	None	
TBLWT+*		Table Write with Pre-Increment		0000	0000	0000	1111	None	

Mnemonic, Operands				16-Bit Instruction Word				Status	
		Description	Cycles	MSb			LSb	Affected	Notes
BIT-ORIEN	TED OP	ERATIONS							
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1	1000	bbba	ffff	ffff	None	1, 2
BTFSC	f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4
BTFSS	f, b, a	Bit Test f, Skip if Set	1 (2 or 3)	1010	bbba	ffff	ffff	None	3, 4
BTG	f, d, a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2
CONTROL	OPERA	TIONS							
BC	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	1 (2)	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	2	1101	Onnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call Subroutine 1st word	2	1110	1105	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk	l	
CLRWDT	_	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	_	Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	n	Go to Address 1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	_	No Operation	1	0000	0000	0000	0000	None	
NOP	_	No Operation	1	1111	MMMM	MMMM	MMMM	None	4
POP	_	Pop Top of Return Stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	_	Push Top of Return Stack (TOS)	ı	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	lnnn	nnnn	nnnn	None	
RESET		Software Device Reset	1	0000	0000	1111	1111	All	
RETFIE	S	Return from Interrupt Enable	2	0000	0000	0001	0005	GIE/GIEH,	
			_					PEIE/GIEL	
RETLW	k	Return with Literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	5	Return from Subroutine	2	0000	0000	0001	0015	None	
SLEEP	_	Go into Standby mode	1	0000	0000	0000	0011	TO, PD	

TABLE 5-2: REGISTER FILE SUMMARY

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page
TOSU	— — Top-of-Stack Upper Byte (TOS<20:16>)									53, 60
TOSH	Top-of-Stack High Byte (TOS<15:8>)								0000 0000	53, 60
TOSL	Top-of-Stack Low Byte (TOS<7:0>)								0000 0000	53, 60
STKPTR	STKFUL	STKUNF	_	SP4	SP3	SP2	SP1	SP0	00-0 0000	53, 61
PCLATU	_	_	_	Holding Regi	ster for PC<20	:16>			0 0000	53, 60
PCLATH	H Holding Register for PC<15:8>								0000 0000	53, 60
PCL	PC Low Byte	(PC<7:0>)							0000 0000	53, 60
TBLPTRU	_	-	bit 21 ⁽¹⁾	Program Mer	mory Table Poi	inter Upper By	te (TBLPTR<2	(0:16>)	00 0000	53, 84
TBLPTRH	Program Mer	nory Table Poi	nter High Byte	(TBLPTR<15	i:8>)				0000 0000	53, 84
TBLPTRL	Program Mer	nory Table Poi	nter Low Byte	(TBLPTR<7:0)>)				0000 0000	53, 84
TABLAT	Program Mer	nory Table Lat	ch						0000 0000	53, 84
PRODH	Product Regi	ster High Byte							инии инии	53, 97
PRODL	Product Regi	ster Low Byte							MMMM MMMM	53, 97
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000ж	53, 101
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	_	RBIP	1111 -1-1	53, 102
INTCON3	INT2IP	INT1IP	_	INT2IE	INT1IE	_	INT2IF	INT1IF	11-0 0-00	53, 103
INDF0	Uses content	s of FSR0 to a	ddress data m	nemory – value	e of FSR0 not	changed (not a	a physical regi	ster)	N/A	53, 75
POSTINCO	Uses content	s of FSR0 to a	ddress data m	nemory – value	e of FSR0 pos	t-incremented	(not a physica	l register)	N/A	53, 76
POSTDEC0	Uses content	s of FSR0 to a	ddress data m	nemory – value	e of FSR0 pos	t-decremented	(not a physical	al register)	N/A	53, 76
PREINC0	Uses content	s of FSR0 to a	ddress data m	nemory – value	e of FSR0 pre-	incremented (not a physical	register)	N/A	53, 76
PLUSW0		s of FSR0 to a 0 offset by W	ddress data m	nemory – value	e of FSR0 pre-	incremented (not a physical	register) –	N/A	53, 76
FSR0H	Indirect Data Memory Address Pointer 0 High Byte							High Byte	0000	53, 75
FSR0L	Indirect Data	Memory Addre	ess Pointer 0 l	Low Byte		10000		556 - 108	ники инии	53, 75
WREG	Working Reg	ister							инии инии	53
INDF1	Uses content	s of FSR1 to a	ddress data m	nemory – value	e of FSR1 not	changed (not a	a physical regi	ster)	N/A	53, 75
POSTINC1	Uses content	s of FSR1 to a	ddress data m	nemory – value	e of FSR1 pos	t-incremented	(not a physica	l register)	N/A	53, 76
POSTDEC1	Uses content	s of FSR1 to a	ddress data m	nemory – value	e of FSR1 pos	t-decremented	(not a physical	al register)	N/A	53, 76
PREINC1	Uses content	s of FSR1 to a	ddress data m	nemory – value	e of FSR1 pre-	incremented (not a physical	register)	N/A	53, 76
PLUSW1	Uses content value of FSR	s of FSR1 to a 1 offset by W	ddress data m	nemory – value	e of FSR1 pre-	incremented (not a physical	register) –	N/A	53, 76
FSR1H	-	_	_	_	Indirect Data	Memory Addre	ess Pointer 1	High Byte	0000	53, 75
FSR1L	Indirect Data	Memory Addre	ess Pointer 1 l	Low Byte					инии инии	53, 75
BSR	_	_	_	_	Bank Select	Register			0000	54, 65

