Block or report user

Report or block gergoerdi

Hide content and notifications from this user.

Contact Support about this user’s behavior.

Report abuse



Pinned repositories

  1. metafun

    Compile Haskell-like code into C++ template metaprograms

    Haskell 38 3

  2. alef

    Alef Lazily Evaluates Functions

    Common Lisp 28

  3. tandoori

    Compositional type checking for Haskell

    Haskell 21 3

  4. rust-avr-chip8-avr

    CHIP-8 implementation in Rust targeting AVR microcontrollers

    Rust 22

  5. brainfuck-cpu-fpga

    A CPU that uses Brainfuck as its machine code

    Haskell 12

  6. mos6502-kansas-lava

    Kansas Lava implementation of MOS 6502 microprocessor

    Haskell 13 2

206 contributions in the last year

Sep Oct Nov Dec Jan Feb Mar Apr May Jun Jul Aug Sep Mon Wed Fri

Contribution activity

September 2018

Created an issue in clash-lang/clash-compiler that received 13 comments

Generated VHDL/Verilog crashes Xilinx ISE 14.7

I am getting the following error from the Xilinx ISE consuming CLaSH-generated VHDL: Line 6134: Signal inst_chip8/clash_explicit_mealy_mealy_cpuout/_


Seeing something unexpected? Take a look at the GitHub profile guide.