

Laboratory Report # 4

Name: German E Felisarta III Group Number: 3

Laboratory Exercise Title: Dataflow Modeling of Combinational Cir. Date Completed: 11/02/2020_

Target Course Outcomes:

CO1: Create descriptions of digital hardware components such as in combinational and sequential circuits using synthesizable Verilog HDL constructs.

CO2: Verify the functionality of HDL-based components through design verification tools.

Exercise 4A:

In this exercise, a 4-bit comparator was to be made. Where the outputs would vary depending on the values of A and B. The values on the test bench were randomized and based on the timing diagram, the exercise was successfully completed.

Figure 1a. Design Entry for 4 bit Comparator

```
Exercise4A.v 
                        🔷 Compilation Report - Exercise4A 🔝
                                                                  💠 tb Exercise4/
      66 計量量 m 所 fm 0 🐒
 1 2
         //GERMAN E FELISARTA III
                                              16101002 CpE3101L Group 3
 3
         module Exercise4A(R, A, B);
                 input [3:0]A;
input [3:0]B;
 45678
                 output [2:0]R;
                 assign R[0] = (A < B) ? 1 : 0;
assign R[1] = (A == B) ? 1 : 0;
assign R[2] = (A > B) ? 1 : 0;
 9
10
11
12
         endmodule.
13
```



Figure 1b. Flow Summary for 4 bit Comparator




Figure 1c. Test Bench Design Entry for 4 bit Comparator

```
1
                                                                                                                                                  Exercise4A.v
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             tb_Exercise4A.v
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       Compilation Report - Exercise4A
       图 66 7
                                                                                                  1 THE POINT OF THE PROPERTY OF
                                                                 //Test BenchFile for Ex4A
//German E Felisarta III 16101002
                                                           `timescale 1 ns / 1 ps
module tb_Exercise4A ();
          456789
                                                                                       reg [3:0]A;
reg [3:0]B;
wire [2:0]R;
                                                                                         Exercise4A UUT (R, A, B);
                                                                                         //generate stimuli
                                                                                                                     begin
                                                                                                                                              gin
A = 4'b0000; B = 4'b0000; #10
A = 4'b0010; B = 4'b0001; #10
A = 4'b0100; B = 4'b0101; #10
A = 4'b0100; B = 4'b0000; #10
A = 4'b0000; B = 4'b0000; #10
A = 4'b1000; B = 4'b1000; #10
A = 4'b0101; B = 4'b1000; #10
A = 4'b0101; B = 4'b1000; #10
A = 4'b0110; B = 4'b0110; #10
A = 4'b0110; B = 4'b0110; #10
A = 4'b1001; B = 4'b1010; #10
                                                                                                                                                  $stop;
                                                                                         end
                                                               endmodule
```






Figure 1d. Timing Diagram for 4 bit Comparator



Exercise 4B:

Before starting the coding phase of the exercise, a truth table was made based on the 3-bit parity generator. All outputs with the input E as low will be z or high impedance. After getting the truth table, the Kmap and boolean functions were generated. The process is much simpler now because of the if-else syntax making muxes easier to create. The outputs of the timing diagram were as expected.

Figure 2a. Truth Table for 3-bit Even Parity Generator

A[0]	A[1]	A[2]	E	Р
0	0	0	1	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	1	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1
х	x	х	0	z

Figure 2b. Kmap for 3-bit Even Parity Generator

A[0]/A[1]A[2]	00	01	11	10
0	0	1	0	1
1	1	0	1	0

 $P = A[0] \oplus A[1] \oplus A[2]$



Figure 2c. Design Entry for 3-bit Even Parity Generator

```
threeBitEvenParityGenerator.v
                                            Compilation Report - threeBitEvenParityGe
          //German E Felisarta III
                                   16101002 CpE 3101L Group 3
 3
      module threeBitEvenParityGenerator(A, E, P);
 4
 5
             input [2:0]A;
 6
             input E;
             output P;
 8
             assign P = (E) ? ((A[0] \land A[1] \land A[2]) ? 1 : 0) : 1'bz;
 9
10
      endmodule.
11
12
```

Figure 2d. Flow Summary for 3-bit Even Parity Generator







Figure 2e. Test Bench Design Entry for 3-bit Even Parity Generator

```
Compilation Report - threeBitEve
             threeBitEvenParityGenerator.v
 4
      66 7 建建 四 形 和
        //TestBench file for 3Bit Parity Gen
 123
         `timescale 1 ns / 1 ps
 4 5
        module tb_threeBitEvenParityGenerator();
            reg [2:0]A;
 678
            reg E;
 9
            wire P;
10
            threeBitEvenParityGenerator UUT (A, E, P);
11
12
            initial
13
14
                begin
      15
                    A = 3'b000; E = 0; #10
                    A = 3'b001; E = 1; #10
A = 3'b010; E = 0; #10
A = 3'b011; E = 1; #10
16
17
18
                    A = 3'b100; E = 0; #10
19
                    A = 3'b101; E = 1; #10
A = 3'b110; E = 0; #10
A = 3'b111; E = 1; #10
20
21
22
23
24
                $stop;
25
26
27
            end
        endmodule
28
```

Figure 2f. Timing Diagram for 3-bit Even Parity Generator





Part 1

In this exercise, a 4-bit 4x1 Mux is to be created. After many trials, the $\#(parameter\ n=x)(...)$ command does not work. To solve this problem, the $\#(parameter\ n=x)(...)$ command was used and the value will be changed for part 2. The range for the input variables A, B, C, and D are up to n-1 because the constant value was already set. The circuit was then tested and yielded successful results. Where each selector input was different and would also have different outputs respectively.

Figure 3a. Design Entry for 4-bit Mux



Figure 3b. Flow Summary for 4-bit Mux







Figure 3c. Test Bench Design Entry for 4-bit Mux

```
4
                           nBitMultiplexer.v
                                                                     Compilation Report - nBitMultiplexer
                                                                                                                                                   tb_nBitMultiplexer.v
 13
       | 66 (T) | 🖅 🖅 | 🖪 🗗 🚹 | 0 😮 🙋 | 263 📃
            //TestBench File for nBit Multiplexer
`timescale 1 ns / 1 ps
module tb_nBitMultiplexer();
                 reg [3:0]A;
reg [3:0]B;
reg [3:0]C;
reg [3:0]D;
reg [1:0]S;
                  wire [3:0]Y;
                  nBitMultiplexer UUT (A, B, C, D, S, Y);
                 initial
begin
         A = 4'b0001; B = 4'b0010; C = 4'b0011; D = 4'b0100; S = 2'b00; #10
A = 4'b0001; B = 4'b0010; C = 4'b0011; D = 4'b0100; S = 2'b01; #10
A = 4'b0001; B = 4'b0010; C = 4'b0011; D = 4'b0100; S = 2'b10; #10
A = 4'b0001; B = 4'b0010; C = 4'b0011; D = 4'b0100; S = 2'b11; #10
                 $stop;
end
            endmodule
```

Figure 3d. Timing Diagram for 4-bit Mux





Part 2

This exercise is just similar to part 1. The n value was changed to 8 so that it would be an 8-bit circuit. The Y and selector will still be the same since it still has the same 4 inputs and only the 2 bits of the S is important to pick what will output to Y. Since this is an 8-bit circuit, the values of A, B, C, and D will be changed to an 8 digit binary value. Those are all the changes and differences from part 1.

Figure 4a. Design Entry for 8-bit Mux

```
4
                                                      0
                                                ×
                   nBitMultiplexer.v
                                                               Compilation Report - nBitMultiplexer
                                                                                                     tb_nBitMultiplexer.v
                                                                                                                                                          🖼 🐽 📬 🖆 🗈 🗗 🐿 😈 🔽 🚉 🗏
        //GERMAN E FELISARTA III 16101002
                                                       CpE3101L Group 3
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
        module nBitMultiplexer(A, B, C, D, S, Y);
            localparam n = 8;
                input [n-1:0]A;
input [n-1:0]B;
input [n-1:0]C;
input [n-1:0]D;
input [1:0]S;
output [n-1:0]Y;
            assign Y = (S == 2'b00) ? A : ((S == 2'b01) ? B : ((S == 2'b10) ? C : ((S == 2'b11) ? D : 0) );
        endmodule
```



Figure 4b. Flow Summary for 8-bit Mux






Figure 4c. Test Bench Design Entry for 8-bit Mux

```
4
                                   nBitMultiplexer.v
                                                                                                                                                                                                  × •
                                                                                                                                                                                                                                                                                                       ×
                                                                                           Compilation Report - nBitMultiplexer
                                                                                                                                                                                                                                            tb nBitMultiplexer.v
         /TestBench File for nBit Multiplexer
               `timescale 1 ns / 1 ps
module tb_nBitMultiplexer();
                       reg [3:0]A;
reg [3:0]B;
reg [3:0]C;
reg [3:0]D;
reg [1:0]S;
                       wire [3:0]Y;
                       nBitMultiplexer UUT (A, B, C, D, S, Y);
                     begin

A = 8'b0001; B = 8'b0010; C = 8'b0011; D = 8'b0100; S = 3'b000; #10

A = 8'b0001; B = 8'b0010; C = 8'b0011; D = 8'b0100; S = 3'b001; #10

A = 8'b0001; B = 8'b0010; C = 8'b0011; D = 8'b0100; S = 3'b011; #10

A = 8'b0001; B = 8'b0010; C = 8'b0011; D = 8'b0100; S = 3'b011; #10

A = 8'b0001; B = 8'b0010; C = 8'b0011; D = 8'b0100; S = 3'b101; #10

A = 8'b0001; B = 8'b0010; C = 8'b0011; D = 8'b0100; S = 3'b110; #10

A = 8'b0001; B = 8'b0010; C = 8'b0011; D = 8'b0100; S = 3'b111; #10

$stop; end
                endmodule
```

Figure 4d. Timing Diagram for 8-bit Mux

