



Laboratory Report #6

Name: German E Felisarta III

Group Number: 3

Laboratory Exercise Title: Behavioral Modeling of Sequential Date Completed: 11/17/2020

Target Course Outcomes:

CO1: Create descriptions of digital hardware components such as in combinational and sequential circuits using synthesizable Verilog HDL constructs.

CO2: Verify the functionality of HDL-based components through design verification tools.

Exercise 6A:


In this exercise, a T Flipflop was to be made. Based on the Truth table of the T FlipFlop, the Design Entry was made. Since it is a positive-edge triggered latch, then the nReset test condition should be inverted with a not symbol (!). Apparently, after the Analysis and Synthesis, registers in quartus only has 1 Q output, so to output Q_bar, another register will be generated.

Fig 1a. Truth Table of T Flip Flop

T	PREV		NEXT	
	Qprev	Q'prev	Qnext	Q'next
0	0	1	0	1
0	1	0	1	0
1	0	1	1	0
1	1	0	0	1



Fig 1b. Design Entry of T Flip Flop



```
1 //GERMAN E FELISARTA III 16101002 CpE3101L Grp3
2
3 module TFlipFlop(T, nReset, clk, Q, Q_bar);
4
5 input wire T, nReset, clk;
6 output reg Q, Q_bar;
7
8 always @ (posedge clk) begin
9
10     if(!nReset)
11         Q <= 1'b0;
12
13     else
14         if (T == Q) begin
15             Q <= 1'b0;
16             Q_bar <= ~Q;
17         end
18         else begin
19             Q <= 1'b1;
20             Q_bar <= ~Q;
21         end
22     end
23 endmodule
24
25
```



Fig 1c. Flow Summary of T Flip Flop

The screenshot shows the Quartus Prime IDE with the 'Flow Summary' window open for the project 'TFlipFlop.v'. The 'Table of Contents' on the left lists various flow-related items, with 'Flow Summary' selected. The main window displays the following information:

Flow Summary	
Flow Status	Successful - Mon Nov 16 15:41:57 2020
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	TFlipFlop
Top-level Entity Name	TFlipFlop
Family	MAX 10
Device	10M02DCU324A6G
Timing Models	Final
Total logic elements	2
Total registers	2
Total pins	5
Total virtual pins	0
Total memory bits	0
Embedded Multiplier 9-bit elements	0
Total PLLs	0
UFM blocks	0
ADC blocks	0



Fig 1d. RTL View of T Flip Flop







Fig 1e. Design Entry of T Flip Flop Testbench

```
1 //German E Felisarta III 16101002 CpE3101L Grp3
2
3 `timescale 1 ns / 1 ps
4 module tb_TFlipFlop();
5
6     reg clk, nReset, T;
7     wire Q, Q_bar;
8
9     TFlipFlop UUT (T, nReset, clk, Q, Q_bar);
10
11     initial
12         clk = 1'b0;
13
14     always
15         #5 clk = ~clk;
16
17     initial begin
18         nReset = 1'b0; #10
19         nReset = 1'b1;
20     end
21
22     initial begin
23         $display("Starting simulation at %0d ns..", $time);
24         T = 1'b0; #12
25         T = 1'b1; #25
26         T = 1'b0; #10
27         T = 1'b0; #12
28         T = 1'b1; #10
29         $display("Finished simulation at %0d ns.", $time);
30         $stop;
31     end
32
33 endmodule
34
```



Fig 1f. RTL Simulation of T Flip Flop





Exercise 6B:

In this exercise, a JK FlipFlop was to be made. The same as Exercise 6A, the design entry for the JK flipflop is modeled after its truth table. Instead of positive-edge, the JK flip flop, as mentioned in the Lab Guide is negative-edged. It still has the same Register behavior where there is only one Q register output.

Fig 2a. Truth Table of JK Flip Flop

Clk	J	K	Q	Q'
down	0	0	Q	Q'
down	1	0	1	0
down	0	1	0	1
down	1	1	Q'	Q

Fig 2b. Design Entry of JK Flip Flop

```
JKFlipFlop.v
Compilation Report - JKFlipFlop

1 //GERMAN E FELISARTA III 16101002 Cpe 3101L Grp 3
2
3 module JKFlipFlop(J, K, Reset, clk, Q, Q_bar);
4
5     input wire J, K, Reset, clk;
6     output reg Q, Q_bar;
7
8
9     always @ (negedge clk) begin
10
11         if(Reset) begin
12             Q <= 1'b0;
13         end
14
15         else begin
16             case ({J, K})
17                 2'b00 : Q <= Q;
18                 2'b01 : Q <= 1;
19                 2'b10 : Q <= 0;
20                 2'b11 : begin
21                     if(Q == 1)
22                         Q <= 0;
23                     else
24                         Q <= 1;
25                 end
26             endcase
27         end
28
29         Q_bar <= ~Q;
30
31     end
32
33 endmodule
```



Fig 2c. Flow Summary of JK Flip Flop

Flow Summary	
<<Filter>>	
Flow Status	Successful - Mon Nov 16 19:59:57 2020
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	JKFlipFlop
Top-level Entity Name	JKFlipFlop
Family	MAX 10
Device	10M02DCU324A6G
Timing Models	Final
Total logic elements	2
Total registers	2
Total pins	6
Total virtual pins	0
Total memory bits	0
Embedded Multiplier 9-bit elements	0
Total PLLs	0
UFM blocks	0
ADC blocks	0



Fig 2d. RTL View of JK Flip Flop







Fig 2e. Design Entry of JK Flip Flop Testbench

```
JKFlipFlop.v  Compilation Report - JKFlipFlop  tb_JKFlipFlop.v
1 //German E Felisarta III 16101002 Cpe 3101LGrp3
2
3 `timescale 1 ns / 1 ps
4 module tb_JKFlipFlop();
5
6     reg J, K, Reset, Clk;
7     wire Q, Q_bar;
8
9     JKFlipFlop UUT (J, K, Reset, Clk, Q, Q_bar);
10
11     initial
12         Clk = 1'b0;
13
14     always
15         #5 Clk = ~Clk;
16
17     initial begin
18         Reset = 1'b1; #10
19         Reset = 1'b0;
20     end
21
22     initial begin
23         $display("Starting simulation at %0d ns...", $time);
24
25         {J,K} = 2'b00; #12
26         {J,K} = 2'b10; #25
27         {J,K} = 2'b01; #10
28         {J,K} = 2'b11; #12
29         {J,K} = 2'b01; #10
30
31         $display("Finished simulation at %0d ns.", $time);
32         $stop;
33     end
34 endmodule
35
36
37
```



Fig 2f. RTL Simulation of JK Flip Flop






Exercise 6C:

In this exercise, an nBit Register was to be made. From what was analyzed in the Lab Guide, whenever read mode is active, or $RW = 0$ and $Enable = 1$, then the output in $Data_out$ will be high impedance (z). If it is in write mode, $RW = 1$, $Enable = 1$, then it would copy the input from $Data_in$ to the output $Data_out$.


Fig 3a. Design Entry of nBitRegister



```
1 //German E Felisarta III 16101002  Cpe 3101L Grp 3
2
3 module nBitRegisterSet(Clk, nReset, Enable, RW, Address, Data_in, Data_out);
4
5     localparam n = 8;
6
7     input wire Clk, nReset, Enable, RW;
8     input wire [2:0]Address;
9     input wire [n-1:0]Data_in;
10
11     output reg [n-1:0]Data_out;
12
13     always @ (negedge Clk)
14     begin
15         if(!nReset) begin
16             Data_out <= 8'b00000000;
17         end
18         else begin
19             if(RW == 0) //read mode
20                 Data_out <= 8'bzzzzzzzz;
21             else begin
22                 if (Enable == 1) //write mode
23                     Data_out <= Data_in;
24             end
25         end
26     end
27 end
28
29 endmodule
30
31
32
```



Fig 3b. Flow Summary of nBitRegister



Flow Summary	
<<Filter>>	
Flow Status	Successful - Mon Nov 16 20:54:20 2020
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	nBitRegisterSet
Top-level Entity Name	nBitRegisterSet
Family	MAX 10
Device	10M02DCU324A6G
Timing Models	Final
Total logic elements	17
Total registers	16
Total pins	23
Total virtual pins	0
Total memory bits	0
Embedded Multiplier 9-bit elements	0
Total PLLs	0
UFM blocks	0
ADC blocks	0



Fig 3c. RTL View of nBitRegister




Fig 3d. Design Entry of nBitRegister Testbench

```
//German E Felisarta III 16101002      CpE 3101L Grp 3

`timescale 1 ns / 1 ps
module tb_nBitRegisterSet();

    localparam n = 8;

    reg Clk, nReset, Enable, RW;
    reg [2:0]Address;
    reg [n-1:0]Data_in;

    wire [n-1:0]Data_out;

    nBitRegisterSet UUT (Clk, nReset, Enable, RW, Address, Data_in, Data_out);

    initial
        Clk = 1'b0;

    always
        #5 Clk = ~Clk;

    initial begin
        nReset = 1'b0; #10
        nReset = 1'b1;
    end

end
```



```
initial begin
    $display("Starting simulation at %0d ns... ", $time);

    {RW, Enable} = 2'b10; #10
    {RW, Enable, Address} = 5'b11000;
    Data_in = 8'b01010101; #10
    {RW, Enable, Address} = 5'b11001;
    Data_in = 8'b00001111; #10
    {RW, Enable, Address} = 5'b11010;
    Data_in = 8'b00110011; #10
    {RW, Enable, Address} = 5'b11011;
    Data_in = 8'b00011101; #10
    {RW, Enable, Address} = 5'b11100;
    Data_in = 8'b10101010; #10
    {RW, Enable, Address} = 5'b11101;
    Data_in = 8'b11001100; #10
    {RW, Enable, Address} = 5'b11110;
    Data_in = 8'b11100010; #10
    {RW, Enable, Address} = 5'b11111;
    Data_in = 8'b11111111; #10

    $display("Finished simulation at %0d ns.", $time);
    $stop;
end

endmodule
```



Fig 3e. RTL Simulation of nBitRegister

