



## Laboratory Report # 4

Name: German E Felisarta III

Group Number: 3

Laboratory Exercise Title: Dataflow Modeling of Combinational Cir. Date Completed: 11/02/2020

### Target Course Outcomes:


**CO1:** Create descriptions of digital hardware components such as in combinational and sequential circuits using synthesizable Verilog HDL constructs.

**CO2:** Verify the functionality of HDL-based components through design verification tools.

### Exercise 4A:

In this exercise, a 4-bit comparator was to be made. Where the outputs would vary depending on the values of A and B. The values on the test bench were randomized and based on the timing diagram, the exercise was successfully completed.

Figure 1a. Design Entry for 4 bit Comparator



```
1 //GERMAN E FELISARTA III 16101002 CpE3101L Group 3
2
3 module Exercise4A(R, A, B);
4     input [3:0]A;
5     input [3:0]B;
6     output [2:0]R;
7
8     assign R[0] = (A < B) ? 1 : 0;
9     assign R[1] = (A == B) ? 1 : 0;
10    assign R[2] = (A > B) ? 1 : 0;
11
12 endmodule
13
```



Figure 1b. Flow Summary for 4 bit Comparator

Flow Summary	
<<Filter>>	
Flow Status	Successful - Mon Nov 02 12:56:41 2020
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	Exercise4A
Top-level Entity Name	Exercise4A
Family	MAX 10
Device	10M02DCU324A6G
Timing Models	Final
Total logic elements	9
Total registers	0
Total pins	11
Total virtual pins	0
Total memory bits	0
Embedded Multiplier 9-bit elements	0
Total PLLs	0
UFM blocks	0
ADC blocks	0

Figure 1c. Test Bench Design Entry for 4 bit Comparator

```
//Test BenchFile for Ex4A
//German E Felisarta III 16101002

timescale 1 ns / 1 ps;
module tb_Exercise4A ();

    reg [3:0]A;
    reg [3:0]B;

    wire [2:0]R;

    Exercise4A UUT (R, A, B);


    //generate stimuli
    initial
    begin
        A = 4'b0000; B = 4'b0000; #10
        A = 4'b0010; B = 4'b0001; #10
        A = 4'b0100; B = 4'b0101; #10
        A = 4'b0000; B = 4'b0000; #10
        A = 4'b1000; B = 4'b1000; #10
        A = 4'b0101; B = 4'b0010; #10
        A = 4'b0100; B = 4'b1000; #10
        A = 4'b0001; B = 4'b0100; #10
        A = 4'b0110; B = 4'b0110; #10
        A = 4'b1001; B = 4'b1010; #10

        $stop;
    end

endmodule
```



Figure 1d. Timing Diagram for 4 bit Comparator





#### Exercise 4B:

Before starting the coding phase of the exercise, a truth table was made based on the 3-bit parity generator. All outputs with the input E as low will be z or high impedance. After getting the truth table, the Kmap and boolean functions were generated. The process is much simpler now because of the if-else syntax making muxes easier to create. The outputs of the timing diagram were as expected.

Figure 2a. Truth Table for 3-bit Even Parity Generator

A[0]	A[1]	A[2]	E	P
0	0	0	1	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	1	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1
x	x	x	0	z

Figure 2b. Kmap for 3-bit Even Parity Generator

A[0]/A[1]A[2]	00	01	11	10
0	0	1	0	1
1	1	0	1	0

$$P = A[0] \oplus A[1] \oplus A[2]$$



Figure 2c. Design Entry for 3-bit Even Parity Generator

```
threeBitEvenParityGenerator.v
Compilation Report - threeBitEvenParityGenerator.v

1 //German E Felisarta III 16101002 CpE 3101L Group 3
2
3 module threeBitEvenParityGenerator(A, E, P);
4
5     input [2:0]A;
6     input E;
7     output P;
8
9     assign P = (E) ? ((A[0] ^ A[1] ^ A[2]) ? 1 : 0) : 1'bz;
10
11 endmodule
12
```

Figure 2d. Flow Summary for 3-bit Even Parity Generator

threeBitEvenParityGenerator.v

Table of Contents

- Flow Summary
- Flow Settings
- Flow Non-Default Global Settings
- Flow Elapsed Time
- Flow OS Summary
- Flow Log
- Analysis & Synthesis
  - Flow Messages
  - Flow Suppressed Messages

Flow Summary

<<Filter>>

Flow Status	Successful - Mon Nov 02 14:44:27 2020
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	threeBitEvenParityGenerator
Top-level Entity Name	threeBitEvenParityGenerator
Family	MAX 10
Device	10M02DCU324A6G
Timing Models	Final
Total logic elements	1
Total registers	0
Total pins	5
Total virtual pins	0
Total memory bits	0
Embedded Multiplier 9-bit elements	0
Total PLLs	0
UFM blocks	0
ADC blocks	0




Figure 2e. Test Bench Design Entry for 3-bit Even Parity Generator

```
threeBitEvenParityGenerator.v
Compilation Report - threeBitEve

1 //TestBench file for 3Bit Parity Gen
2
3 `timescale 1 ns / 1 ps
4 module tb_threeBitEvenParityGenerator();
5
6     reg [2:0]A;
7     reg E;
8
9     wire P;
10
11     threeBitEvenParityGenerator UUT (A, E, P);
12
13     initial
14     begin
15         A = 3'b000; E = 0; #10
16         A = 3'b001; E = 1; #10
17         A = 3'b010; E = 0; #10
18         A = 3'b011; E = 1; #10
19         A = 3'b100; E = 0; #10
20         A = 3'b101; E = 1; #10
21         A = 3'b110; E = 0; #10
22         A = 3'b111; E = 1; #10
23
24         $stop;
25     end
26 endmodule
27
28
```

Figure 2f. Timing Diagram for 3-bit Even Parity Generator



#### Exercise 4C:






## Part 1

In this exercise, a 4-bit 4x1 Mux is to be created. After many trials, the `#(parameter n = x)(...)` command does not work. To solve this problem, the `localparam` command was used and the value will be changed for part 2. The range for the input variables A, B, C, and D are up to n-1 because the constant value was already set. The circuit was then tested and yielded successful results. Where each selector input was different and would also have different outputs respectively.

Figure 3a. Design Entry for 4-bit Mux



```
1 //GERMAN E FELISARTA III 16101002 Cpe3101L Group 3
2
3 module nBitMultiplexer(A, B, C, D, S, Y);
4
5     localparam n = 4;
6
7     input [n-1:0] A;
8     input [n-1:0] B;
9     input [n-1:0] C;
10    input [n-1:0] D;
11    input [1:0] S;
12    output [n-1:0] Y;
13
14    assign Y = (S == 2'b00) ? A : ( (S == 2'b01) ? B : ( (S == 2'b10) ? C : ( (S == 2'b11) ? D : 0 ) ) );
15
16 endmodule
17
```



Figure 3b. Flow Summary for 4-bit Mux

Flow Summary	
Flow Status	Successful - Mon Nov 02 15:27:16 2020
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	nBitMultiplexer
Top-level Entity Name	nBitMultiplexer
Family	MAX 10
Device	10M02DCU324A6G
Timing Models	Final
Total logic elements	8
Total registers	0
Total pins	22
Total virtual pins	0
Total memory bits	0
Embedded Multiplier 9-bit elements	0
Total PLLs	0
UFM blocks	0
ADC blocks	0






Figure 3c. Test Bench Design Entry for 4-bit Mux

```
nBitMultiplexer.v  Compilation Report - nBitMultiplexer  tb_nBitMultiplexer.v

1 //TestBench File for nBit Multiplexer
2
3 `timescale 1 ns / 1 ps
4 module tb_nBitMultiplexer();
5
6     reg [3:0] A;
7     reg [3:0] B;
8     reg [3:0] C;
9     reg [3:0] D;
10    reg [1:0] S;
11
12    wire [3:0] Y;
13
14    nBitMultiplexer UUT (A, B, C, D, S, Y);
15
16    initial
17    begin
18        A = 4'b0001; B = 4'b0010; C = 4'b0011; D = 4'b0100; S = 2'b00; #10
19        A = 4'b0001; B = 4'b0010; C = 4'b0011; D = 4'b0100; S = 2'b01; #10
20        A = 4'b0001; B = 4'b0010; C = 4'b0011; D = 4'b0100; S = 2'b10; #10
21        A = 4'b0001; B = 4'b0010; C = 4'b0011; D = 4'b0100; S = 2'b11; #10
22
23        $stop;
24    end
25
26 endmodule
27
```

Figure 3d. Timing Diagram for 4-bit Mux






## Part 2

This exercise is just similar to part 1. The n value was changed to 8 so that it would be an 8-bit circuit. The Y and selector will still be the same since it still has the same 4 inputs and only the 2 bits of the S is important to pick what will output to Y. Since this is an 8-bit circuit, the values of A, B, C, and D will be changed to an 8 digit binary value. Those are all the changes and differences from part 1.

Figure 4a. Design Entry for 8-bit Mux



```
1 //GERMAN E FELISARTA III 16101002 Cpe3101L Group 3
2
3 module nBitMultiplexer(A, B, C, D, S, Y);
4
5     localparam n = 8;
6
7     input [n-1:0] A;
8     input [n-1:0] B;
9     input [n-1:0] C;
10    input [n-1:0] D;
11    input [1:0] S;
12    output [n-1:0] Y;
13
14    assign Y = (S == 2'b00) ? A : ( (S == 2'b01) ? B : ( (S == 2'b10) ? C : ( (S == 2'b11) ? D : 0 ) ) );
15
16 endmodule
17
```



Figure 4b. Flow Summary for 8-bit Mux

Flow Summary	
<<Filter>>	
Flow Status	Successful - Mon Nov 02 15:34:59 2020
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	nBitMultiplexer
Top-level Entity Name	nBitMultiplexer
Family	MAX 10
Device	10M02DCU324A6G
Timing Models	Final
Total logic elements	16
Total registers	0
Total pins	42
Total virtual pins	0
Total memory bits	0
Embedded Multiplier 9-bit elements	0
Total PLLs	0
UFM blocks	0
ADC blocks	0



Figure 4c. Test Bench Design Entry for 8-bit Mux

```
nBitMultiplexer.v  Compilation Report - nBitMultiplexer  tb_nBitMultiplexer.v

1 //TestBench File for nBit Multiplexer
2
3 `timescale 1 ns / 1 ps
4 module tb_nBitMultiplexer();
5
6     reg [3:0] A;
7     reg [3:0] B;
8     reg [3:0] C;
9     reg [3:0] D;
10    reg [1:0] S;
11
12    wire [3:0] Y;
13
14    nBitMultiplexer UUT (A, B, C, D, S, Y);
15
16    initial
17    begin
18        A = 8'b0001; B = 8'b0010; C = 8'b0011; D = 8'b0100; S = 3'b000; #10
19        A = 8'b0001; B = 8'b0010; C = 8'b0011; D = 8'b0100; S = 3'b001; #10
20        A = 8'b0001; B = 8'b0010; C = 8'b0011; D = 8'b0100; S = 3'b010; #10
21        A = 8'b0001; B = 8'b0010; C = 8'b0011; D = 8'b0100; S = 3'b011; #10
22        A = 8'b0001; B = 8'b0010; C = 8'b0011; D = 8'b0100; S = 3'b100; #10
23        A = 8'b0001; B = 8'b0010; C = 8'b0011; D = 8'b0100; S = 3'b101; #10
24        A = 8'b0001; B = 8'b0010; C = 8'b0011; D = 8'b0100; S = 3'b110; #10
25        A = 8'b0001; B = 8'b0010; C = 8'b0011; D = 8'b0100; S = 3'b111; #10
26    $stop;
27    end
28 endmodule
29
30
```

Figure 4d. Timing Diagram for 8-bit Mux

