

Laboratory Report #3

Name: German E Felisarta III Group Number: 3

Laboratory Exercise Title: Structural Modeling of Combinational Circuits Date Completed: 10/10/2020

Target Course Outcomes:

CO1: Create descriptions of digital hardware components such as in combinational and sequential circuits using synthesizable Verilog HDL constructs.

CO2: Verify the functionality of HDL-based components through design verification tools.

Exercise 3A: 2x4 Decoder




Figure 1.Entity Diagram of 2x4 Decoder

Truth Table:

Inputs		Output
E	Α	D
0	XX	0000
1	00	0001
1	01	0010
1	10	0100
1	11	1000

In this exercise, a 2x4 decoder was remade based on the truth table given above. After deriving the boolean functions, the design entry was made. After testing the design entry, the test bench entry was then created to simulate and check if the truth table remains true.

Fig 1.1 Boolean Functions
$$D_0 = xx$$

$$D_1 = E(A_0') A_1'$$

$$D_2 = E(A_0') A_1$$

$$D_3 = E(A_0) A_1'$$

$$D_4 = E(A_0) A_1$$



Figure 1.2. Design Entry of 2x4 Decoder

```
Compilation Report - twoFourDecoder
               twoFourDecoder.v
          //GERMAN E FELISARTA III
                                                             16101002
                                                                                  Grp 3 3101L
 1
 23
          module twoFourDecoder(A, E, D);
               input [1:0]A;
input E;
output[3:0]D;
 4
  5
  6
 7
               and A1(D[0], A[0], A[1], E);
and A2(D[1], A[0], A[1], E);
and A3(D[2], A[0], A[1], E);
and A4(D[3], A[0], A[1], E);
 8
 9
10
11
12
          endmodule.
13
14
15
```



Figure 1.3. Flow Summary






Figure 1.4. Design Entry of testbench 2x4 Decoder

```
tb_twoFourDecoder.v
                                                    twoFourDecoder.v
     66 7 建建 m mf fm 0
                                                       Grp 3 3101L
 1
        //GERMAN E FELISARTA III 16101002
 2
 3
        `timescale 1 ns / 1 ps
 4
        module tb_twoFourDecoder();
 5
 6
            //all inputs to reg
 7
            reg [1:0]A;
 8
            reg E;
 9
10
            //all outputs wire
           wire [3:0]D;
11
12
13
            //instantiate UUT
           twoFourDecoder UUT (A, E, D);
14
15
            //generate stimuli
16
            initial
17
18
                begin
      ⊟
                   E = 0; A[0] = 0; A[1] = 0; #10

E = 1; A[0] = 0; A[1] = 0; #10

E = 1; A[0] = 0; A[1] = 1; #10
19
20
21
                   E = 1; A[0] = 1; A[1] = 0; #10

E = 1; A[0] = 1; A[1] = 1; #10
22
23
24
25
                    $stop;
26
                end
        endmodule.
27
28
      L
29
```



Figure 1.5. Timing Diagram of 2x4 Decoder in ModelSim-Altera



Exercise 3B: 3x8 Decoder




Figure 2. Entity Diagram of 3x8 Decoder

In this exercise, a 3x8 decoder was to be constructed. Based on design entry from Exercise 3A, the 2x8 decoder module was copied over to this exercise's project. A 3x8 decoder with enable can be made with 3 pcs of 2x4 decoders. Since the 1st decoder on the left(found in Fig2.1 and Fig 2.5), only uses two of the outputs, in the design entry was created to not include another 2x4 decoder, instead, it was manually created using AND gates.




Fig 2.1 2x4 equivalent of the 3x8 Decoder



Figure 2.2. Boolean Functions

3x8 with A[2] and Enable	3x8 with A[1]	3x8 with A[0]
$D_a = E(A_0') A_1'$ $D_b = E(A_0') A_1$ $D_c = E(A_0) A_1'$ $D_{\sigma} = E(A_0) A_1'$	$D_0 = E (A_0') A_1'$ $D_1 = E (A_0') A_1$ $D_2 = E (A_0) A_1'$ $D_3 = E (A_0) A_1'$	$D_4 = E (A_0') A_1'$ $D_5 = E (A_0') A_1$ $D_6 = E (A_0) A_1'$ $D_7 = E (A_0) A_1'$

Figure 2.3. Design Entry of 3x8 Decoder

```
threeEightDecoder.v
                                                                                                                      Compi
       66 (T) 🕮 🕮 🏲 😷 😷 🕦 🕡 🐷 🙋 263 📃
          //GERMAN E FELISARTA III 16101002 CpE3101L GRP3
 1
 23
          module threeEightDecoder(X,En,O);
 4567
                input [2:0]X;
                input
                                     En;
                output [1:0]0;
 8
                          W1, W2;
                wire
 9
               and A5(W1, X[2], En);
and A6(W2, X[2], En);
//twoFourDecoder tFD1 (X[2], 0, En, W1);
//twoFourDecoder tFD2 (X[2], 0, En, W2);
twoFourDecoder tFD3 (X[0], X[2], W1, 0[1]);
twoFourDecoder tFD4 (X[1], X[2], W2, 0[0]);
10
11
12
13
14
15
16
17
18
           endmodule.
19
           module twoFourDecoder(A1, A2, E, D); //A,E,D
20
                input A1, A2, E;
output [3:0]D;
21
22
23
                and And1(D[0], A1, A2, E);
and And2(D[1], A1, A2, E);
and And3(D[2], A1, A2, E);
and And4(D[3], A1, A2, E);
24
25
26
27
28
29
           endmodule.
30
```



Figure 2.4. Flow Summary






Figure 2.5. RTL View







Figure 2.6. Design Entry of testbench 3x8 Decoder

```
×
                                                                tb threeEightDecoder.v
                threeEightDecoder.v
 4
     66 (T) 重量 m m f fm
 1
        //GERMAN E FELISARTA III 16101002
                                                   CpE3101L GRP3
 2
        `timescale 1 ns / 1 ps
 4 5
       module tb_threeEightDecoder();
 678
                                        input [2:0]X, En;
           //all inputs are reg
           reg [2:0]x;
                     En:
           reg
 9
           //all_outputs are wire. output [1:0]0;
10
           wire [1:0]0;
11
12
             /instantiate UUT
13
           threeEightDecoder UUT (X, En, O);
14
           //generate stimuli initial
15
16
              begin
17
     X[2]
X[2]
X[2]
X[2]
X[2]
                        = 0;
= 0;
                                    = 0;
= 0;
= 0;
= 0;
                                                = 0;
= 0;
= 1;
18
                  X[0]
X[0]
                                                      En = 0; #10
19
                              X[1]
                                                       En = 1;
                                                                #10
                              X[1]
                                                       En = 0:
20
                  X[0]
                        = 0;
                                                                #10
21
                        = 0;
                                                 = 1;
                                                       En = 1: #10
22
                        = 0;
                                                 = 0;
                                                      En = 0; #10
                                       1;
23
24
25
                        = 0;
                                       1;
                                          X[2]
                                                 = 0;
                  X[0]
                                                      En = 1; #10
                                    =
                                       1;
                                                 = 1;
                  X
                           0;
                              X[1]
                                                       En = 0;
                        =
                                    =
                                          X
                                       1;
                                                = 1;
= 0;
                           0;
                                           X
                                                       En =
                              X[1]
26
                  X[0]
                           1;
                        =
                                           X
                                                       En = 0;
                                                                #10
                                    =
                        = 1;
27
                  X[0]
                              X[1]
                                       0;
                                                = 0;
                                    =
                                          X
                                                      En = 1; #10
28
                  x[0]
                        = 1;
                                       0;
                                          X
                                                 = 1; En = 0; #10
                                       0
                                                 = 1; En = 1; #10
29
                  X[0]
                        = 1;
                              X[1]
                                    =
                                          ΧĪ
                  x[0]
x[0]
                        = 1;
                              X[1]
X[1]
X[1]
X[1]
                                                = 0;
= 0;
30
                                          X
                                                      En = 0;
                                    =
                        = 1;
31
                                       1;
                                                      En = 1;
                                    =
                                           XΓ
32
                        =
                           1;
                                    =
                                                 = 1;
                                                      En = 0;
                                                                #10
33
                                                = 1;
                                                      En = 1; #10
34
35
                  $stop;
36
               end
37
38
       endmodule
39
```



Figure 2.7. Timing Diagram of 3x8 Decoder in ModelSim-Altera





Exercise 3C: 4-Bit Majority Function using a 4x16 Decoder




Figure 3. Entity Diagram of a 4-Bit Subtractor




Fig 3.1 4-bit Subtractor using Full Adders



Figure 3.2. Design Entry of Subtractor

```
4
                                FourBit_Majority.v
                                                                                                           Compilation Report - FourBit_Majority
 ■ 66 (T 車車 M M M ) ■ 263 三
         //German E Felisarta III 16101002 Group 3 M 07:30 AM - 10:30 AM
 1
 2
 3
         module FourBit_Majority(X, Y, C_i, Sum, C_o); //A, B, C_in, S, C_out
4
5
6
7
8
9
10
                             [3:0]X;
[3:0]Y;
C_i;
               input
               input
              input
              output [3:0] Sum;
              output
                                 C_0;
              wire NWO, NW1, NW2, NW3;//not gate wires wire CWO, CW1, CW2; //carry out only
                                                    //carry out only 2
//because there is one C_out already
11
12
13
              not NO(NWO, Y[0]);
not N1(NW1, Y[1]);
not N2(NW2, Y[2]);
not N3(NW3, Y[3]);
14
15
16
17
18
              FullAdder FA1 (X[0], NWO, C_i, Sum[0], CWO); FullAdder FA2 (X[1], NW1, CWO, Sum[1], CW1); FullAdder FA3 (X[2], NW2, CW1, Sum[2], CW2); FullAdder FA4 (X[3], NW3, CW2, Sum[3], C_o);
19
20
21
22
23
24
25
26
27
28
29
30
          endmodule.
         module FullAdder(A, B, C_in, S, C_out);
31
32
33
              input A, B, C_in;
              output S, C_out;
                                          // S Wires
              wire W1;
wire W2, W3, W4;
34
35
                                               // C_out Wires
36
37
38
               //S Function
              xor X1 (W1, A, B);
xor X2 (S, C_in, W1);
39
40
41
               //c out Function
```



Figure 3.3. Flow Summary






Figure 3.4. RTL View






Figure 3.5. Design Entry of testbench 4-bit Subtractor

```
4
                   FourBit Majority.v
                                                                         tb FourBit Majority.v*
 4
             THE TEN MY PAY
 1
         //German E Felisarta III
                                              16101002 Group 3 M 07:30 AM - 10:30 AM
 2
 3
         `timescale 1 ns / 1 ps
 4 5
        module tb_FourBit_Majority();
 6
             //All inputs reg A, B, C_in,
            reg [3:0]X;
reg [3:0]Y;
 7
 8
 9
            reg
                      C_i;
10
11
             //all outputs wire S, C_out
12
            wire [3:0] Sum;
13
            wire
                          C_0;
14
15
             //instatntiate UUT
16
            FourBit_Majority UUT (X, Y, C_i, Sum, C_o);
17
             //generate stimuli
initial
18
19
20
      begin
                     X = 4'b1010; Y = 4'b0101; C_i = 1; #10

X = 4'b1111; Y = 4'b0101; C_i = 1; #10
21
22
                     X = 4'b1110; Y = 4'b0101; C_i = 1; #10
23
24
                     X = 4'b1011; Y = 4'b0101; C_i = 1; #10
25
                     X = 4'b1010; Y = 4'b0101; C_i = 1; #10
                    X = 4'b1000; Y = 4'b0101; C_i = 1; #10

X = 4'b0111; Y = 4'b0101; C_i = 1; #10

X = 4'b0110; Y = 4'b0101; C_i = 1; #10

X = 4'b1010; Y = 4'b0011; C_i = 1; #10
26
27
28
29
                     X = 4'b1010; Y = 4'b0011; C_i = 1; #10
30
31
                     X = 4'b1010; Y = 4'b0011; C_i = 1; #10
                     X = 4'b1010; Y = 4'b0011; C_i = 1; #10
32
                    X = 4'b1010; Y = 4'b0001; C_i = 1; #10

X = 4'b1010; Y = 4'b0001; C_i = 1; #10

X = 4'b1010; Y = 4'b0001; C_i = 1; #10
33
34
35
                     X = 4'b1010; Y = 4'b0001; C_i = 1; #10
36
37
38
                     $stop;
39
                 end
40
41
         endmodule
```



Figure 3.6. Timing Diagram 4-bit Subtractor in ModelSim-Altera

