



## Laboratory Report #3

Name: German E Felisarta III

Group Number: 3

Laboratory Exercise Title: Structural Modeling of Combinational Circuits Date Completed: 10/10/2020

### Target Course Outcomes:

**CO1:** Create descriptions of digital hardware components such as in combinational and sequential circuits using synthesizable Verilog HDL constructs.

**CO2:** Verify the functionality of HDL-based components through design verification tools.

### Exercise 3A: 2x4 Decoder




Figure 1. Entity Diagram of 2x4 Decoder

Truth Table:

Inputs		Output
E	A	D
0	xx	0000
1	00	0001
1	01	0010
1	10	0100
1	11	1000

In this exercise, a 2x4 decoder was remade based on the truth table given above. After deriving the boolean functions, the design entry was made. After testing the design entry, the test bench entry was then created to simulate and check if the truth table remains true.

Fig 1.1 Boolean Functions

$$\begin{aligned} D_0 &= xx \\ D_1 &= E (A_0') A_1' \\ D_2 &= E (A_0') A_1 \\ D_3 &= E (A_0) A_1' \\ D_4 &= E (A_0) A_1 \end{aligned}$$



Figure 1.2. Design Entry of 2x4 Decoder

```
1 //GERMAN E FELISARTA III 16101002 Grp 3 3101L
2
3 module twoFourDecoder(A, E, D);
4     input [1:0]A;
5     input E;
6     output[3:0]D;
7
8     and A1(D[0], A[0], A[1], E);
9     and A2(D[1], A[0], A[1], E);
10    and A3(D[2], A[0], A[1], E);
11    and A4(D[3], A[0], A[1], E);
12
13 endmodule
14
15
```




Figure 1.3. Flow Summary

The screenshot shows the Quartus Prime IDE interface with the 'Flow Summary' window open. The window has a 'Table of Contents' pane on the left and a main content area on the right. The 'Table of Contents' pane lists various flow-related items, with 'Flow Summary' selected. The main content area displays the 'Flow Summary' for the project 'twoFourDecoder.v'. The summary includes a search filter, flow status, version information, revision name, top-level entity name, family, device, timing models, and resource usage statistics.

Flow Summary	
Flow Status	Successful - Mon Oct 05 22:55:01 2020
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	twoFourDecoder
Top-level Entity Name	twoFourDecoder
Family	MAX 10
Device	10M02DCU324A6G
Timing Models	Final
Total logic elements	1
Total registers	0
Total pins	7
Total virtual pins	0
Total memory bits	0
Embedded Multiplier 9-bit elements	0
Total PLLs	0
UFM blocks	0
ADC blocks	0

Figure 1.4. Design Entry of testbench 2x4 Decoder




```

1 //GERMAN E FELISARTA III 16101002 Grp 3 3101L
2
3 `timescale 1 ns / 1 ps
4 module tb_twoFourDecoder();
5
6     //all inputs to reg
7     reg [1:0]A;
8     reg E;
9
10    //all outputs wire
11    wire [3:0]D;
12
13    //instantiate UUT
14    twoFourDecoder UUT (A, E, D);
15
16    //generate stimuli
17    initial
18    begin
19        E = 0; A[0] = 0; A[1] = 0; #10
20        E = 1; A[0] = 0; A[1] = 0; #10
21        E = 1; A[0] = 0; A[1] = 1; #10
22        E = 1; A[0] = 1; A[1] = 0; #10
23        E = 1; A[0] = 1; A[1] = 1; #10
24
25        $stop;
26    end
27 endmodule
28
29

```



Figure 1.5. Timing Diagram of 2x4 Decoder in ModelSim-Altera





### Exercise 3B: 3x8 Decoder




Figure 2. Entity Diagram of 3x8 Decoder

In this exercise, a 3x8 decoder was to be constructed. Based on design entry from Exercise 3A, the 2x8 decoder module was copied over to this exercise's project. A 3x8 decoder with enable can be made with 3 pcs of 2x4 decoders. Since the 1st decoder on the left(found in Fig2.1 and Fig 2.5), only uses two of the outputs, in the design entry was created to not include another 2x4 decoder, instead, it was manually created using AND gates.

Fig 2.1 2x4 equivalent of the 3x8 Decoder






Figure 2.2. Boolean Functions

3x8 with A[2] and Enable	3x8 with A[1]	3x8 with A[0]
$D_a = E (A_0') A_1'$ $D_b = E (A_0') A_1$ $D_c = E (A_0) A_1'$ $D_d = E (A_0) A_1$	$D_0 = E (A_0') A_1'$ $D_1 = E (A_0') A_1$ $D_2 = E (A_0) A_1'$ $D_3 = E (A_0) A_1$	$D_4 = E (A_0') A_1'$ $D_5 = E (A_0') A_1$ $D_6 = E (A_0) A_1'$ $D_7 = E (A_0) A_1$

Figure 2.3. Design Entry of 3x8 Decoder

```

1 //GERMAN E FELISARTA III 16101002 CpE3101L GRP3
2
3 module threeEightDecoder(x,En,o);
4
5     input [2:0]x;
6     input En;
7     output [1:0]o;
8     wire w1, w2;
9
10    and A5(w1, x[2], En);
11    and A6(w2, x[2], En);
12    //twoFourDecoder tFD1 (x[2], 0, En, w1);
13    //twoFourDecoder tFD2 (x[2], 0, En, w2);
14    twoFourDecoder tFD3 (x[0], x[2], w1, o[1]);
15    twoFourDecoder tFD4 (x[1], x[2], w2, o[0]);
16
17
18 endmodule
19
20 module twoFourDecoder(A1, A2, E, D); //A,E,D
21     input A1, A2, E;
22     output [3:0]D;
23
24     and And1(D[0], A1, A2, E);
25     and And2(D[1], A1, A2, E);
26     and And3(D[2], A1, A2, E);
27     and And4(D[3], A1, A2, E);
28
29 endmodule
30

```





Figure 2.4. Flow Summary

htDecoder.v    tb\_threeEightDecoder.v    Compilation Report - threeEightDecoder

**Flow Summary**

<<Filter>>

Flow Status	Successful - Fri Oct 09 23:00:57 2020
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	threeEightDecoder
Top-level Entity Name	threeEightDecoder
Family	MAX 10
Device	10M02DCU324A6G
Timing Models	Final
Total logic elements	2
Total registers	0
Total pins	6
Total virtual pins	0
Total memory bits	0
Embedded Multiplier 9-bit elements	0
Total PLLs	0
UFM blocks	0
ADC blocks	0





Figure 2.5. RTL View




Figure 2.6. Design Entry of testbench 3x8 Decoder


```

1 //GERMAN E FELISARTA III 16101002 Cpe3101L GRP3
2
3 `timescale 1 ns / 1 ps
4 module tb_threeEightDecoder();
5
6     //all inputs are reg    input  [2:0]X, En;
7     reg [2:0]X;
8     reg    En;
9     //all outputs are wire. output [1:0]o;|
10    wire [1:0]o;
11
12    //instantiate UUT
13    threeEightDecoder UUT (X, En, o);
14
15    //generate stimuli
16    initial
17    begin
18        X[0] = 0; X[1] = 0; X[2] = 0; En = 0; #10
19        X[0] = 0; X[1] = 0; X[2] = 0; En = 1; #10
20        X[0] = 0; X[1] = 0; X[2] = 1; En = 0; #10
21        X[0] = 0; X[1] = 0; X[2] = 1; En = 1; #10
22        X[0] = 0; X[1] = 1; X[2] = 0; En = 0; #10
23        X[0] = 0; X[1] = 1; X[2] = 0; En = 1; #10
24        X[0] = 0; X[1] = 1; X[2] = 1; En = 0; #10
25        X[0] = 0; X[1] = 1; X[2] = 1; En = 1; #10
26        X[0] = 1; X[1] = 0; X[2] = 0; En = 0; #10
27        X[0] = 1; X[1] = 0; X[2] = 0; En = 1; #10
28        X[0] = 1; X[1] = 0; X[2] = 1; En = 0; #10
29        X[0] = 1; X[1] = 0; X[2] = 1; En = 1; #10
30        X[0] = 1; X[1] = 1; X[2] = 0; En = 0; #10
31        X[0] = 1; X[1] = 1; X[2] = 0; En = 1; #10
32        X[0] = 1; X[1] = 1; X[2] = 1; En = 0; #10
33        X[0] = 1; X[1] = 1; X[2] = 1; En = 1; #10
34
35        $stop;
36    end
37 endmodule
38
39

```



Figure 2.7. Timing Diagram of 3x8 Decoder in ModelSim-Altera





### Exercise 3C: 4-Bit Majority Function using a 4x16 Decoder




Figure 3. Entity Diagram of a 4-Bit Subtractor

Fig 3.1 4-bit Subtractor using Full Adders






Figure 3.2. Design Entry of Subtractor


```
1 //German E Felisarta III 16101002 Group 3 M 07:30 AM - 10:30 AM
2
3 module FourBit_Majority(X, Y, C_i, Sum, C_o); //A, B, C_in, S, C_out
4
5     input    [3:0]X;
6     input    [3:0]Y;
7     input    C_i;
8     output   [3:0]Sum;
9     output   C_o;
10    wire  Nw0, Nw1, Nw2, Nw3; //not gate wires
11    wire  Cw0, Cw1, Cw2;      //carry out only 2
12                                //because there is one C_out already
13
14    not N0(Nw0, Y[0]);
15    not N1(Nw1, Y[1]);
16    not N2(Nw2, Y[2]);
17    not N3(Nw3, Y[3]);
18
19    FullAdder FA1 (X[0], Nw0, C_i, Sum[0], Cw0);
20    FullAdder FA2 (X[1], Nw1, Cw0, Sum[1], Cw1);
21    FullAdder FA3 (X[2], Nw2, Cw1, Sum[2], Cw2);
22    FullAdder FA4 (X[3], Nw3, Cw2, Sum[3], C_o);
23
24
25 endmodule
26
27 |
28
29
30 module FullAdder(A, B, C_in, S, C_out);
31
32     input A, B, C_in;
33     output S, C_out;
34     wire w1; // S wires
35     wire w2, w3, w4; // C_out wires
36
37
38     //S Function
39     xor X1 (w1, A, B);
40     xor X2 (S, C_in, w1);
41
42     //C_out Function
```



Figure 3.3. Flow Summary

FourBit\_Majority.v

✕



Compilation Report - FourBit\_Majority

🔍

<<Filter>>

Global Settings	Flow Status	Successful - Fri Oct 09 23:50:32 2020
	Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
	Revision Name	FourBit_Majority
	Top-level Entity Name	FourBit_Majority
	Family	MAX 10
	Device	10M02DCU324A6G
	Timing Models	Final
	Total logic elements	8
	Total registers	0
	Total pins	14
	Total virtual pins	0
	Total memory bits	0
	Embedded Multiplier 9-bit elements	0
	Total PLLs	0
	UFM blocks	0
	ADC blocks	0



Figure 3.4. RTL View








Figure 3.5. Design Entry of testbench 4-bit Subtractor

```
FourBit_Majority.v  tb_FourBit_Majority.v*
//German E Felisarta III 16101002 Group 3 M 07:30 AM - 10:30 AM
1
2
3 `timescale 1 ns / 1 ps
4 module tb_FourBit_Majority();
5
6     //All inputs reg A, B, C_in,
7     reg [3:0]X;
8     reg [3:0]Y;
9     reg      C_i;
10
11     //all outputs wire S, C_out
12     wire [3:0]Sum;
13     wire      C_o;
14
15     //instantiate UUT
16     FourBit_Majority UUT (X, Y, C_i, Sum, C_o);
17
18     //generate stimuli
19     initial
20     begin
21         X = 4'b1010; Y = 4'b0101; C_i = 1; #10
22         X = 4'b1111; Y = 4'b0101; C_i = 1; #10
23         X = 4'b1110; Y = 4'b0101; C_i = 1; #10
24         X = 4'b1011; Y = 4'b0101; C_i = 1; #10
25         X = 4'b1010; Y = 4'b0101; C_i = 1; #10
26         X = 4'b1000; Y = 4'b0101; C_i = 1; #10
27         X = 4'b0111; Y = 4'b0101; C_i = 1; #10
28         X = 4'b0110; Y = 4'b0101; C_i = 1; #10
29         X = 4'b1010; Y = 4'b0011; C_i = 1; #10
30         X = 4'b1010; Y = 4'b0011; C_i = 1; #10
31         X = 4'b1010; Y = 4'b0011; C_i = 1; #10
32         X = 4'b1010; Y = 4'b0011; C_i = 1; #10
33         X = 4'b1010; Y = 4'b0001; C_i = 1; #10
34         X = 4'b1010; Y = 4'b0001; C_i = 1; #10
35         X = 4'b1010; Y = 4'b0001; C_i = 1; #10
36         X = 4'b1010; Y = 4'b0001; C_i = 1; #10
37
38         $stop;
39     end
40
41 endmodule
```



Figure 3.6. Timing Diagram 4-bit Subtractor in ModelSim-Altera

