```
Lab Code [0 points]
Filename: Ball.sv
  1 module Ball
         (input logic clock, reset, update,
input logic [8:0] left_paddle_top, right_paddle_top,
  3
         input logic [8:0] row,
  4
  5
         input logic [9:0] col,
  6
         output logic left_scored, right_scored,
  7
         output logic display);
  8
  9
          logic x_dir;
          logic [1:0] y_dir;
logic [9:0] left, top;
 10
 11
 12
 13
          always_ff@(posedge clock) begin
             if (reset) begin
 14
 15
                  left <= 320 - 2;
 16
                  top <= 240 - 2;
                  if (left_scored)
 17
                       x_dir <= 0;
 18
                  else if (right_scored)
 19
                  x_dir <= 1;
y_dir <= 2;
 20
 21
 22
                  right_scored <= 0;
 23
                  left_scored <= 0;</pre>
 24
 25
             else if (update) begin
 26
                  // hits left paddle
 27
                  if (x_dir &
 28
                       top >= left_paddle_top & top < left_paddle_top + 48 &
                       left >= 60 & left < 64) begin
y_dir <= (top >= left_paddle_top + 16) +
 29
 30
                                 (top >= left_paddle_top + 32);
 31
 32
                       x_dir <= 0;
 33
                  end
 34
 35
                  // hits right paddle
 36
                  else if (~x_dir &
 37
                       top >= right_paddle_top & top < right_paddle_top + 48 &
 38
                       left + 4 >= 577 & left + 4 < 581) begin
 39
                       y_dir <= (top >= right_paddle_top + 16) +
                                (top >= right_paddle_top + 32);
 40
                       x_dir <= 1;
 41
 42
                  end
 43
 44
                  // hits top
                  else if (y_dir == 0 & top <= 0)
 45
 46
                       y_dir <= 2;
 47
 48
                  // hits bottom
 49
                  else if (y_dir == 2 \& top + 4 > 480)
 50
                       y_dir <= 0;
 51
 52
                  // right score
 53
                  else if (left <= 4) begin
 54
                       right_scored <= 1;
 55
                  end
 56
                  // left score
else if (left > 632) begin
 57
 58
 59
                       left_scored <= 1;</pre>
 60
                  end
 61
                  // normal
 62
 63
                  else begin
 64
                       if (x_dir)
                            left <= left - 2;
 65
                       else
```

left <= left + 2;</pre>

top <= top + 1;

if $(y_dir == 2)$

66 67

68

69 70 Filename: Ball.sv Page #: 2

```
else if (y_dir == 0)
top <= top - 1;
71
72
73
                             end
74
75
76
77
                     end
              end
78
             assign display = (
    col >= left &
    col < left + 4 &
    row >= top &
    row < top + 4</pre>
79
80
81
82
83
              );
84
85
86 endmodule: Ball
```

```
Lab Code [0 points]
Filename: ChipInterface.sv
  1 `default_nettype none
  2
  3 module RangeCheck
        #(parameter WIDTH = 8)
        (input logic [WIDTH-1:0] val, high, low,
  5
  6
        output logic is_between);
  7
  8
        assign is_between = (val<=high) && (val>=low);
  9
 10 endmodule : RangeCheck
 11
12
13 module RangeCheck_test;
        logic [7:0] val,high,low;
14
 15
        logic is_between;
16
        RangeCheck #(8) dut (.*);
17
        initial begin
            $monitor("val:%b high:%b low:%b is_between:%b",
18
                     val, high, low, is_between);
 19
            val = 8'd10;
 20
            high = 8'd20;
 21
            low = 8'd5;
 22
 23
            #10
 24
            high = 8'd7;
 25
            #10
            high = 8'd20;
 26
 27
            low = 8'd15;
 28
            #10
 29
            $finish;
        end
 30
 31 endmodule: RangeCheck_test
32
33
 34
 35 module OffsetCheck
        #(parameter WIDTH = 8)
36
 37
        (input logic [WIDTH-1:0] val, delta, low,
 38
        output logic is_between);
 39
40
        assign is_between = (val<=(low+delta)) && (val>=low);
41
42 endmodule: OffsetCheck
43
44
45 module OffsetCheck_test;
46
        logic [7:0] val, delta, low;
        logic is_between;
OffsetCheck #(8) dut (.*);
47
 48
 49
        initial begin
            $monitor("val:%b delta:%b low:%b is_between:%b",
 50
 51
                     val, delta, low, is_between);
 52
            val = 8'd5;
 53
            low = 8'd1;
54
            delta = 8'd9;
55
            #10
56
            delta = 8'd2;
 57
            #10
 58
            low = 8'd5;
 59
            #10
 60
            low = 8'd6;
 61
            #10
 62
            $finish;
 63
        end
64 endmodule: OffsetCheck_test
65
 66
 67 module vga
        (input logic CLOCK_50, reset,
 68
        output logic HS, VS, blank,
 69
        output logic [8:0] row,
 70
```

```
Filename: ChipInterface.sv
```

```
output logic [9:0] col);
 71
 72
        logic blank_en; //enable/disable the clock
 73
 74
        logic [15:0] clock_count; //how many clocks
 75
 76
        logic pulse_width;
 77
        // logic back_porch;
 78
        logic display;
 79
        // logic front_porch;
 80
 81
        logic colcountclear_n;
 82
        logic cc_en;
 83
 84
        logic [19:0] line_counter;
 85
        logic line_counter_reset_n;
 86
 87
        assign blank = ~(display & blank_en);
        assign HS = ~pulse_width;
 88
 89
 90
        OffsetCheck #(16) ocpw (clock_count,191,0, pulse_width);
 91
 92
        // OffsetCheck #(16) ocbp (clock_count, 96, 192, back_porch);
 93
 94
        OffsetCheck #(16) ocd (clock_count, 1279, 288, display);
 95
 96
        // OffsetCheck #(16) ocfp (clock_count, 32, 1568, front_porch);
 97
        //if clock passes one timeline, we reset the column count
 98
 99
        RangeCheck #(16) colrange (clock_count, 1598, 0, colcountclear_n);
100
101
        //incrementing clock
102
        Counter #(16) c ( , 1, ~colcountclear_n | reset, 0,
                         CLÓCK_50, 1'b1, clock_count);
103
104
105
        //checking col range and incrementing col
106
        assign cc_en = display && clock_count[0];
107
        Counter #(16) col_count ( , cc_en, ~colcountclear_n | reset,
108
                                     0, CLOCK_50, 1'b1, col);
109
110
        Counter #(16) row_count (, ~colcountclear_n & blank_en,
111
                     ~line_counter_reset_n | reset, 0, CLOCK_50, 1, row);
112
113
        OffsetCheck #(20) VS_check (line_counter, 900000, 3200, VS);
114
115
         OffsetCheck #(20) clock_check (line_counter, 817399, 49600, blank_en);
116
117
        // define line counter
118
        RangeCheck #(20) line_counter_check (line_counter,
                         833598, 0, line_counter_reset_n);
119
120
        Counter #(20) (, 1, ~line_counter_reset_n | reset, 0,
121
                         CLOCK_50, 1, line_counter);
122
123 endmodule : vga
124
125 /*
126 module vga_test();
127
128
        logic clock, reset, HS, VS, blank;
        logic [8:0] row;
logic [9:0] col;
129
130
        logic [31:0] i;
131
132
133
        vga v (clock, reset, HS, VS, blank, row, col);
134
135
        initial begin
136
            // $monitor("%d, clock: %d, row: %d, col: %d, blank: %d, reset: %d",
137
                 $time, clock, row, col, blank, reset);
138
            clock = 1;
139
            #1800000
140
            reset = 1;
141
            #5
```

```
Filename: ChipInterface.sv
```

```
reset = 0;
142
143
             $finish;
144
        end
145
        initial begin
146
            reset = 1;
147
            @(posedge clock);
148
            @(posedge clock);
149
            reset = 0;
150
            @(posedge clock);
151
            @(posedge clock);
152
            @(posedge clock);
153
            @(posedge clock);
154
            @(posedge clock);
155
            @(posedge clock);
156
            @(posedge clock);
157
            @(posedge clock);
158
            @(posedge clock);
159
             @(posedge clock);
160
        end
161
        always
162
            #1 clock = ~clock;
163
164 endmodule: vga_test;
165 */
166
167 module ChipInterface
168
        (input logic CLOCK_50,
        input logic [3:0] KEY, input logic [17:0] SW,
169
170
        output logic [6:0] HEXO, HEX1, HEX2, HEX3,
171
172
                             HEX4, HEX5, HEX6, HEX7,
        output logic [7:0] VGA_Ŕ, VGA_G, VGA_B,
173
174
        output logic VGA_BLANK_N, VGA_CLK, VGA_SYNC_N,
175
        output logic VGA_VS, VGA_HS);
176
177
        logic [8:0] row;
        logic [9:0] col;
178
179
        logic serve, reset, update, left_scored, right_scored,
180
181
             ball_display,
182
             left_paddle_display, right_paddle_display,
183
            left_score_display, right_score_display,
184
            left_scored_display, right_scored_display,
185
            left_win, right_win;
186
187
        logic [9:0] left_paddle_top, right_paddle_top, reset_counter;
188
        logic [9:0] left_score_counter, right_score_counter;
189
190
        always_ff@(posedge CLOCK_50) begin
191
192
            update <= (col == 639) & (row == 479) & (~update);
193
194
             if (~KEY[0]) begin
195
                 reset <= 1;
                 serve <= 1;
196
197
                 reset_counter <= 0;
198
            end
199
200
             else if (reset_counter < 8) begin
201
                 reset <= 1;
                 serve <= 1;
202
203
                 reset_counter <= reset_counter + 1;
204
                 left score counter <= 20;
205
                 right_score_counter <= 20;
206
            end
207
            else if (left_score_counter < 40 | left_win) begin
208
209
                 if (update)
                     left_score_counter <= left_score_counter + 1;
210
                 left_scored_display <= ~left_score_counter[3];</pre>
211
212
            end
```

```
213
214
             else if (right_score_counter < 40 | right_win) begin
215
                 if (update)
216
                      right_score_counter <= right_score_counter + 1;
                  right_scored_display <= ~right_score_counter[3];
217
218
219
220
             else begin
221
                 reset <= 0;
                 left_scored_display <= 0;</pre>
222
223
                 right_scored_display <= 0;
224
225
                 if (left_scored) begin
                      serve <= 1;
226
227
                      left_score_counter <= 0;
228
                 end
229
230
                 else if (right_scored) begin
231
                      serve <= 1;
232
                      right_score_counter <= 0;
233
234
235
                 else if (~KEY[3]) begin
                      serve <= 0;
236
237
                 end
238
             end
239
        end
240
241
        Ball b(
             .clock(CLOCK_50),
242
243
             .reset(serve | reset),
244
             .update(update),
245
             .left_paddle_top(left_paddle_top);
246
             .right_paddle_top(right_paddle_top),
             .row(row),
247
248
             .col(col),
249
             .left_scored(left_scored);
250
             .right_scored(right_scored),
251
             .display(ball_display)
252
253
254
        Paddle left_paddle(
255
             .clock(CLOCK_50),
256
             .reset(reset)
257
             .input_up(SW[17])
258
             .input_down(SW[16]),
259
             .left(10'd60),
260
             .update(update),
             .row(row),
261
             .col(col),
.top(left_paddle_top),
.display(left_paddle_display)
262
263
264
265
             );
266
        Paddle right_paddle(
267
268
             .clock(CLOCK_50),
269
             .reset(reset)
             .input_up(SW[1])
270
271
             .input_down(SW[0]),
272
             .left(10'd577)
273
             .update(update),
             .row(row),
274
275
             .col(col).
276
             .top(right_paddle_top),
277
             .display(right_paddle_display)
278
        );
279
280
       Score left_score(
             .clock(CLOCK_50),
281
282
             .reset(reset),
283
             .scored(left_scored),
```

```
.row(row),
284
285
             .col(col),
286
             .top(16)
             .left(280)
287
               .win(left_win),
288
             .display(left_score_display),
289
290
             .segs(HEX6)
291
        );
292
293
         Score right_score(
294
             .clock(CLOCK_50),
             .reset(reset),
295
             .scored(right_scored),
296
             .row(row),
297
             .col(col),
298
299
             .top(16),
300
             .left(328),
301
               .win(right_win),
302
             .display(right_score_display),
303
             .segs(HEX4)
        );
304
305
306
         Color color(
             .left(left_paddle_display | left_score_display |
307
                              left_scored_display),
308
309
             .right(right_paddle_display | right_score_display |
310
                              right_scored_display),
311
             .ball(ball_display),
312
             .R(VGA_R),
             .G(VGA_G),
313
             .B(VGA_B)
314
         );
315
316
317
        logic blank;
318
        assign VGA_BLANK_N = ~blank;
        vga dut(CLOCK_50, 0, VGA_HS, VGA_VS, blank, row, col);
319
320
321
        assign HEX7 = 7'b1111111;
         assign HEX5 = 7'b1111111;
assign HEX3 = 7'b1111111;
322
323
         assign HEX2 = 7'b11111111;
324
         assign HEX1 = 7'b11111111;
325
326
         assign HEX0 = 7'b11111111;
327
        assign VGA_SYNC_N = 1;
328
        assign VGA_CLK = ~CLOCK_50;
329 endmodule: ChipInterface
330
```

```
Lab Code [0 points]
Filename: Color.sv
  1 `default_nettype none
  3 module Color(
        input logic left, right, ball,
        output logic [7:0] R, G, B);
  5
  6
  7
        always_comb begin
  8
  9
             if (left) begin
                 R = 255;
G = 255;
 10
 11
                 B = 0;
 12
13
             end
 14
 15
             else if (right) begin
                 R = 0;
16
                 G = 255;
17
18
                 B = 255;
 19
             end
 20
 21
             else if (ball) begin
 22
                 R = 255;
                 G = 255;
 23
                 B = 255;
 24
 25
             end
 26
             else begin
 27
 28
                 R = 0;
                 G = 0;
B = 0;
 29
 30
```

31

32 33

34

end

end

35 endmodule: Color

```
Lab Code [0 points]
Filename: Paddle.sv
  1 `default_nettype none
  3 module Paddle(
         input logic clock, reset,
         input logic input_up, input_down,
input logic [9:0] left,
  5
  6
  7
         input logic update,
         input logic [9:0] row, col, output logic [9:0] top, output logic display);
  8
  9
 10
 11
 12
         logic up, down;
 13
 14
         always_ff@(posedge clock) begin
 15
              up <= input_up;
              down <= input_down;</pre>
 16
 17
              if (reset)
 18
                   top <= 240 - 24;
 19
              else if (update & up & ~down & (top < (480 - 48)))
 20
              top <= top + 4;
else if (update & down & ~up & (top >= 4))
 21
 22
                   top <= top - 4;
 23
 24
         end
 25
 26
         assign display = (
 27
              čol >= left &
 28
              col < left + 4 &
```

29

30 31

32

);

33 endmodule: Paddle

row >= top & row < top + 48

```
Lab Code [0 points]
Filename: Score.sv
  1 `default_nettype none
  3 module Score(
         input logic clock, reset,
  5
         input logic scored,
  6
         input logic [9:0] row, col, top, left,
  7
         output logic [3:0] score,
  8
         output logic win, display,
  9
         output logic [6:0] segs);
 10
 11
         logic [4:0] scoreX2;
 12
 13
         assign score = scoreX2[4:1];
 14
 15
         always_ff@(posedge clock) begin
 16
             if (reset) begin
 17
                 win \leq 0;
 18
                  scoreX2 <= 0;
 19
             end
 20
             else if (score == 9)
 21
                 win <= 1;
 22
             else if (scored)
 23
                  scoreX2 <= scoreX2 + 1;</pre>
 24
         end
 25
 26
         /*
 27
          ___s0___
 28
 29
          s5
                    s1
 30
 31
          ___s6___
 32
 33
          s4
                    s2
 34
 35
          ___s3___
 36
 37
 38
         */
 39
         logic [9:0] rx, ry;
 40
         logic s0, s1, s2, s3, s4, s5, s6, s7;
41
         always_comb begin
 42
 43
             rx = col - left;
 44
             ry = row - top;
45
 46
 47
             s0 = rx >= 0 & rx < 32 & ry >=
                                                  0 & ry <
             s1 = rx >= 28 & rx < 32 & ry >=
 48
                                                  0 \& ry < 24;
             s2 = rx >= 28 \& rx < 32 \& ry >= 24 \& ry < 48;
 49
             s3 = rx >= 0 \& rx < 32 \& ry >= 44 \& ry < 48;
 50
 51
             s4 = rx > = 0 & rx < 4 & ry > = 24 & ry < 48;
 52
             s5 = rx > = 0 & rx < 4 & ry > = 0 & ry < 24;
 53
             s6 = rx >= 0 \& rx < 32 \& ry >= 22 \& ry < 26;
 54
 55
             if (score == 0) begin
             display = s0 | s1 | s2 | s3 | s4 | s5;
segs = {1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}; end
else if (score == 1) begin
 56
 57
 58
                  display = s1 | s2;
segs = {1'b1, 1'b1, 1'b1, 1'b1, 1'b0, 1'b0, 1'b1}; end
 59
 60
             else if (score == 2) begin
 61
                  display = s0 | s1 | s3 | s4 | s6;
 62
                  segs = \{1'b0, '1'b1, 1'b0, 1'b0, 1'b1, 1'b0, 1'b0\}; end
 63
             else if (score == 3) begin
 64
                  display = s0 | s1 | s2 | s3 | s6;
segs = {1'b0, 1'b1, 1'b1, 1'b0, 1'b0, 1'b0}; end
 65
 66
             else if (score == 4) begin
 67
```

display = s1 | s2 | s5 | s6; segs = {1'b0, 1'b0, 1'b1, 1'b1, 1'b0, 1'b0, 1'b1}; end

else if (score == 5) begin

68 69

70

Filename: Score.sv Page #: 2

```
display = s0 | s2 | s3 | s5 | s6;
segs = {1'b0, 1'b0, 1'b1, 1'b0, 1'b0, 1'b1, 1'b0}; end
else if (score == 6) begin
72
73
                          display = s0 | s2 | s3 | s4 | s5 | s6;
segs = {1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b0}; end
74
75
                   else if (score == 7) begin
76
                   display = s0 | s1 | s2;

segs = {1'b1, 1'b1, 1'b1, 1'b0, 1'b0, 1'b0}; end

else if (score == 8) begin
77
78
79
                   display = s0 | s1 | s2 | s3 | s4 | s5 | s6;

segs = {1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}; end

else if (score == 9) begin

display = s0 | s1 | s2 | s3 | s5 | s6;

segs = {1'b0, 1'b0, 1'b1, 1'b0, 1'b0, 1'b0}; end
80
81
82
83
84
85
                   else begin
                          display = 0;
86
87
                          segs = {1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1}; end
88
            end
89
90 endmodule: Score
```

```
Lab Code [0 points]
Filename: library.sv
  1 `default_nettype none
  3
   module MagComp
  4
      #(parameter
                      WIDTH = 8)
                                   AltB, AeqB, AgtB,
  5
      (output logic
  6
       input logic [WIDTH-1:0] A, B);
  7
      assign AeqB = (A == B);
assign AltB = (A < B);</pre>
  8
  9
 10
      assign AgtB = (A > B);
 11
 12 endmodule: MagComp
 13
 14 // module MagComp_test;
 15
 16 //
          logic AltB, AeqB, AgtB;
 17 //
          logic [1:0] A, B;
 18 //
         logic [3:0] vector;
 19
 20 //
         assign {A, B} = vector;
 21
 22 //
         MagComp \#(2) dut(.*);
 23
 24 //
          initial begin
 25 //
            $monitor("A:%b B:%b ->> AltB(%b) AeqB(%b) AgtB(%b)",
            //A, B, AltB, AeqB, AgtB);
for (vector = 4'b0; vector != 4'b1111; vector++)
 26
 27 //
 28 //
              #1;
 29 //
            #1
            $finish;
 30 //
 31 //
          end
 32 // endmodule : MagComp_test
 33
 34 module Adder
      #(parameter WIDTH=8)
 35
 36
              logic [WIDTH-1:0] A, B,
      (input
                                   Cin,
 37
              logic
       input
       output logic [WIDTH-1:0]
 38
                                   S,
       output logic
 39
 40
41
       assign \{Cout, S\} = A + B + Cin;
 42
 43 endmodule : Adder
 44
45 // module Adder_test;
46
 47 //
          logic [3:0] A, B;
                       Cin;
 48 //
          logic
 49 //
          logic [3:0] S;
 50 //
          logic
                       Cout;
 51
 52 //
         logic [8:0] vector;
 53 //
         assign {Cin, A, B} = vector;
 54
 55 //
         Adder #(4) dut(.*);
 56
 57 //
          initial begin
 58 //
            $monitor("Cin:%b A:%b B:%b ->> Cout:%b S:%b", Cin, A, B, Cout, S);
            for (vector = 9'b0; vector != 9'b1_1111_1111; vector++)
 59 //
 60 //
             #1;
 61 //
            #1:
 62 //
            $finish;
 63 //
          end
 64
 65 // endmodule : Adder_test
 66
 67 module Multiplexer
 68
      #(parameter WIDTH=8)
              logic [WIDTH-1:0]
 69
       (input
       input logic [$clog2(WIDTH)-1:0] S,
 70
```

Filename: library.sv Page #: 2

```
output logic
                                          Y);
 71
 72
 73
       assign Y = I[S];
 74
 75 endmodule : Multiplexer
 76
 77 // module Multiplexer_test;
 78
 79 //
         logic [7:0]
         logic [2:0]
 80 //
 81 //
         logic
 82
 83 //
         Multiplexer dut(.*);
84
 85 //
         initial begin
           $monitor("I(%b), Sel(%b) --> Y(%b)", I, S, Y);
 86 //
 87 //
           I = 8'b1011_0011;
 88 //
           for (S=3'b000; S != 3'b111; S++)
 89 //
             #1;
 90 //
           #1;
 91 //
           $finish;
 92 //
         end
93
 94 // endmodule : Multiplexer_test
 95
96 module Mux2to1
97
      #(parameter WIDTH = 8)
             logic [WIDTH-1:0] IO, I1,
 98
      (input
 99
       input
              logic
100
       output logic [WIDTH-1:0] Y);
101
      assign Y = (S) ? I1 : I0;
102
103
104 endmodule : Mux2to1
105
106 // module Mux2to1_test;
107
108 //
         logic [1:0] IO, I1;
109 //
         logic
110 //
         logic [1:0]
111
112 //
         logic [4:0] vector;
         assign {S, I1, I0} = vector;
113 //
114
115 //
         Mux2to1 #(2) dut(.*);
116
117 //
         initial begin
           $monitor("Sel(%b) I1(%h) I0(%h) -> Y(%h)", S, I1, I0, Y);
118 //
119 //
            for(vector = 5'b0; vector != 5'b11111; vector++)
120 //
           #1;
121 //
122 //
           $finish;
123 //
         end
124
125 // endmodule : Mux2to1_test
126
127 module Decoder
128
      #(parameter WIDTH=8)
129
      (input
              logic [$clog2(WIDTH)-1:0] I,
              logic
130
       input
       output logic [WIDTH-1:0]
131
                                          D);
132
133
      always_comb begin
        D = 0;
134
        if (en)
135
136
          D = 1'b1 << I;
137
      end
138
139 endmodule : Decoder
140
141 // module Decoder_test;
```

Filename: library.sv Page #: 3

```
142
143 //
         logic [2:0] I;
144 //
         logic
                      en;
145 //
         logic [7:0] D;
146
147 //
         logic [3:0] vector;
148 //
         assign {en, I} = vector;
149
150 //
         Decoder #(8) dut(.*);
151
         initial begin
152 //
            $monitor("I(%b) en(%b) -> D(%b)", I, en, D);
153 //
154 //
            for(vector = 4'd0; vector != 4'b1111; vector++)
155 //
156 //
           #1;
           $finish;
157 //
158 //
         end
159
160 // endmodule : Decoder_test
161
162 module Register
      #(parameter WIDTH=8)
163
164
      (input logic [WIDTH-1:0] D,
       input logic
165
                                  en, clear, clock,
166
       output logic [WIDTH-1:0] Q);
167
168
      always_ff @(posedge clock)
169
        if (en)
170
          Q \leq D;
171
        else if (clear)
172
          Q \le 0;
173
174 endmodule : Register
175
176 // module Register_test;
177
178 //
         logic [7:0] D;
179 //
         logic
                      en, clear, clock;
180 //
         logic [7:0] Q;
181
182 //
         Register dut(.*);
183
184 //
         initial begin
185 //
           clock = 0;
186 //
           forever #5 clock = ~clock;
187 //
         end
188
         initial begin
  $monitor("D(%b) clear(%b) en(%b) -> Q(%b)", D, clear, en, Q);
189 //
190 //
191 //
           D <= 8'b0111_0001; clear <= 0; en <= 1;
           #7;
D <= 8'b1000_1110; en <= 0;
192 //
193 //
194 //
           #20;
195 //
           clear <= 1;</pre>
196 //
           #10;
197 //
           $finish;
198 //
         end
199
200 // endmodule : Register_test
201
202 module Counter
203 #(parameter WIDTH=8)
204 (input logic [WIDTH-1:0] D,
205 input logic en, clear, load, clock, up,
206 output logic [WIDTH-1:0] Q);
207
208 always_ff @(posedge clock)
209 if(clear)
210 Q <= 0;
211 else if(load)
212 Q <= D;
```

```
Filename: library.sv Page #: 4
```

```
213 else if(en&up)
214 Q <= Q+1;
215 else if(en&~up)
216 Q <= Q-1;
217
218 endmodule: Counter
219
220 module Counter_test;
221 logic [7:0] D;
222 logic en, clear, load, clock, up;
223 logic [7:0] Q;
224 Counter dut(.*);
225 initial begin
226 clock = 0;
227 forever #5 clock = ~clock;
228 end
229
230 initial begin
231 $monitor("D(%b) clear(%b) en(%b) load(%b) up(%b) -> Q(%b)",
232
      D, clear, en, load, up, Q);
233
234 D <= 8'd10;
235 clear <= 1;
236 load <= 0;
237 en <= 1;
238 up <= 1;
239 @(posedge clock);
240 @(posedge clock);
241 clear <= 0;
242 @(posedge clock);
243 @(posedge clock)
244 @(posedge clock);
245 @(posedge clock);
246 @(posedge clock);
247 @(posedge clock);
248 @(posedge clock);
249 @(posedge clock);
250
251 #10
252 $finish;
253 end
254 endmodule: Counter_test
255
256 module ShiftRegister
257 #(parameter WIDTH = 8)
258 (input logic [WIDTH-1:0] D,
259 input logic en, left, load, clock,
260 output logic [WIDTH-1:0] Q);
261
262 always_ff @(posedge clock)
263 if(load)
264 Q <= D:
265 else if(en && left)
266 Q <= {Q[WIDTH-2:0], 1'b0};
267 else if(en && ~left)
268 Q <= {1'b0, Q[WIDTH-1:1]};
269
270 endmodule: ShiftRegister
271 /*
272 module ShiftRegister_test;
273 logic [7:0] D;
274 logic en, left, load, clock;
275 logic [7:0] Q;
276 ShiftRegister dut(.*);
277
278 initial begin
279 clock = 0;
280 forever #5 clock = ~clock;
281 end
282
283 initial begin
```

```
284 $monitor("D(%b) en(%b) load(%b) left(%b) -> Q(%b)", D, en, load, left, Q);
285 D <= 8'b1010_1010;
286 en <= 1;
287 load <= 1;
288 left <= 1;
289 @(posedge clock);
290 @(posedge clock);
291 load <= 0;
292 @(posedge clock);
293 left <= 0;
294 @(posedge clock);
295 en <= 0;
296 @(posedge clock);
297 @(posedge clock);
298 #10
299 $finish;
300 end
301 endmodule: ShiftRegister_test
302 */
303 module BarrelShiftRegister
304 #(parameter WIDTH = 8)
305 (input logic [WIDTH-1:0] D
306 input logic load, en, clock, 307 input logic [1:0] by,
308 output logic [WIDTH-1:0] Q);
309
310 always_ff @(posedge clock)
311 if(load)
312 Q <= D;
313 else if(en)
314 Q <= Q << by;
315 endmodule: BarrelShiftRegister
316 /*
317 module BarrelShiftRegister_test;
318 logic [7:0] D;
319 logic load, en, clock;
320 logic [1:0] by;
321 logic [7:0] Q;
322 BarrelShiftRegister dut(.*);
323
324 initial begin
325 \text{ clock} = 0;
326 clock = 0;
327 forever #5 clock = ~clock;
328 end
329
330 initial begin
331 monitor("D(%b) en(%b) load(%b) by(%b) -> Q(%b)", D, en, load, by, Q);
332 D <= 8'b1111_1111;
333 en <= 0;
334 load <= 0;
335 by \leq 2'd3;
336 @(posedge clock);
337 en <= 1;
338 @(posedge clock);
339 by \leq 2^{-1}d1;
340 @(posedge clock);
341 by <= 2'd0;
342 @(posedge clock);
343 load <= 1;
344 @(posedge clock);
345 @(posedge clock);
346 #10
347 $finish;
348 end
349 endmodule: BarrelShiftRegister_test
350 */
351 module Memory
352 #(parameter DW=16,
353 W=256
354 AW=$clog2(W))
```

Filename: library.sv

Page #: 6

```
355 (input logic re,we,clock, 356 input logic [AW-1:0] Addr.
357 inout wire [DW-1:0] Data);
358
359 logic [DW-1:0] M[W];
360 logic [DW-1:0] out;
361
362 assign Data = (re) ? out:'bz;
363
364 always_ff @(posedge clock)
365 if(we) M[Addr] <= Data;
366
367 always_comb
368 out = \overline{M}[Addr];
369
370 endmodule: Memory
371 /*
372 module Memory_test;
373 logic re, we, clock, tri_en;
374 logic [7:0] Addr;
375 tri [3:0] Data;
376 logic [3:0] driveData;
377
378 Memory \#(.AW(8), .DW(4)) dut(.*);
379
380 assign Data = (tri_en) ? driveData : 4'bz;
381
382 initial begin
383 clock = 0;
384 forever #5 clock = ~clock;
385 end
386 initial begin
387 for (Addr = 8'd0; Addr < 8'd4; Addr += 1) begin
           re <= 1'b0;
388
389
           we <= 1'b1;
           driveData <= Addr[3:0];</pre>
390
391
           tri_en = 1'b1;
392
           @(posedge clock);
393
         end
394 #5 $finish;
395 end
396 endmodule: Memory_test
397 */
```