
Lab 6

Gerry Glynn

10/26/26


Circuitry made

A circuit was made to count down from 10 and resets each time the output is 0



10 down counter connected to main

The down counter was added to the main circuitry. This then connected the down counter to a binary to hexadecimal translator and then to 2 7segment displays.



Video of DE10-Lite FPGA running circuits.

