

CS2100 Comp Org Notes

AY23/24 Sem 1, github.com/gertek

12. Boolean Algebra

Digital Circuits

- Two voltage levels, 1 for high, 0 for low.
- Digital circuits over analog circuits are more reliable, specified accuracy (determinable).
- Digital circuits abstracted using simple mathematical model: (**Boolean Algebra**)
- Design, Analysis and simplification of digital circuit: **Digital Logic Design**.
- **Combinational:** no memory, output depends solely on the input. (gates, adders, multiplexers)
- **Sequential:** with memory, output depends on both input and current state. (counters, registers, memories)

Boolean Algebra

connectives in order of precedence:

- **negation** A' equivalent to **NOT**
- **conjunction** $A \cdot B$ equivalent to **AND**
- **disjunction** $A + B$ equivalent to **OR**
- Note: always write the AND operator \cdot , do not omit, as it may be confused with a 2 bit value, AB .
- **Truth Table:** Provides listing of every possible combination of inputs and corresponding outputs. We may prove using truth table by comparing columns.

Duality

- **Duality:** if the AND/OR operators and identity elements 0/1 interchanged in a boolean equation, it remains valid.
- e.g. the dual equation of $a + (b \cdot c) = (a + b) \cdot (a + c)$ is $a \cdot (b + c) = (a \cdot b) + (a \cdot c)$, where if one is valid, then its dual is also valid.

Laws & Theorems of Boolean Algebra

Identity laws	
$A + 0 = 0 + A = A$	$A \cdot 1 = 1 \cdot A = A$
Inverse/complement laws	
$A + A' = A' + A = 1$	$A \cdot A' = A' \cdot A = 0$
Commutative laws	
$A + B = B + A$	$A \cdot B = B \cdot A$
Associative laws *	
$A + (B + C) = (A + B) + C$	$A \cdot (B \cdot C) = (A \cdot B) \cdot C$
Distributive laws	
$A \cdot (B + C) = (A \cdot B) + (A \cdot C)$	$A + (B \cdot C) = (A + B) \cdot (A + C)$

Idempotency	
$X + X = X$	$X \cdot X = X$
One element / Zero element	
$X + 1 = 1 + X = 1$	$X \cdot 0 = 0 \cdot X = 0$
Involution	
$(X')' = X$	
Absorption 1	
$X + X \cdot Y = X$	$X \cdot (X + Y) = X$
Absorption 2	
$X + X' \cdot Y = X + Y$	$X \cdot (X' + Y) = X \cdot Y$
DeMorgan's (can be generalised to more than 2 variables)	
$(X + Y)' = X' \cdot Y'$	$(X \cdot Y)' = X' + Y'$
Consensus	
$X \cdot Y + X' \cdot Z + Y \cdot Z = X \cdot Y + X' \cdot Z$	$(X+Y) \cdot (X'+Z) \cdot (Y+Z) = (X+Y) \cdot (X'+Z)$

left/right equations are duals of each other

Proving Theorems

- Theorems can be proved using truth table, or by algebraic manipulation using other theorems/laws.

* Example: Prove absorption theorem $X + X \cdot Y = X$

$$\begin{aligned} X + X \cdot Y &= X \cdot 1 + X \cdot Y \quad (\text{by identity law}) \\ &= X \cdot (1+Y) \quad (\text{by distributivity}) \\ &= X \cdot 1 \quad (\text{by one element law}) \\ &= X \quad (\text{by identity law}) \end{aligned}$$

* By the principle of duality, we may also cite (without proof) that $X \cdot (X+Y) = X$.

Boolean Functions, Complements

- Represented by F , e.g. $F_1(x, y, z) = x \cdot y \cdot z'$.
- To prove $F_1 = F_2$, we may use boolean algebra, or use truth tables.
- Complement Function is denoted as F' , obtained by interchanging 1 with 0 in function's output values.

Standard Forms

- **Literals:** A Boolean variable on its own or in its complemented form. (e.g. x, x')
- **Product Term:** A single literal or a logical product (AND, \cdot) of several literals. (e.g. $x, x \cdot y \cdot z'$)
- **Sum Term:** A single literal or a logical sum (OR +) of several literals. (e.g. $A + B'$)
- **sum-of-products (SOP) expression:** A product term or a logical sum (OR +) of several product terms.
- **product-of-sums (POS) expression:** A sum term or a logical product (AND) of several sum terms.
- Every boolean expr can be expressed in SOP/POS form.

Minterms and Maxterms

- **minterm** (of n variables): a product term that contains n literals from all the variables; denoted m_0 to $m[2^n - 1]$
- **maxterm** (of n variables): a sum term that contains n literals from all the variables; denoted M_0 to $M[2^n - 1]$
- Each minterm is the complement ($m_2' = M_2$) of its corresponding maxterm, vice versa.

x	y	Minterms		Maxterms	
		Term	Notation	Term	Notation
0	0	$x'y'$	m_0	$x+y$	M_0
0	1	$x'y$	m_1	$x+y'$	M_1
1	0	$x'y'$	m_2	$x'+y$	M_2
1	1	$x'y$	m_3	$x'+y'$	M_3

Canonical Forms

- Canonical/normal form: a unique form of representation.
- **Sum-of-minterms** = Canonical sum-of-products
- **Product-of-maxterms** = Canonical product-of-sums

Given truth table:

x	y	z	F1	F2	F3
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	0	0	1
1	0	0	0	1	0
1	0	1	0	1	1
1	1	0	1	1	0
1	1	1	1	1	1

Sum of minterms: $0 \rightarrow x'$, $1 \rightarrow x$

$F_1 = x \cdot y \cdot z' = m_6$.

$F_2 = x \cdot y \cdot z + x \cdot y \cdot z' + \dots = m_1 + m_4 + m_5 + m_6 + m_7 = \sum m(1, 4, 5, 6, 7)$

$F_3 = m_1 + m_2 + m_4 + m_5 = \sum m(1, 2, 4, 5) = \sum (1, 3, 5)$

Product of Maxterms: $0 \rightarrow x'$, $1 \rightarrow x$

$F_2 = (x+y+z) \cdot (x+y+z') \cdot (x+y'+z) \cdot (x+y'+z')$

$F_3 = \prod m(0, 1, 2, 3) = \prod (1, 2, 3, 5)$

- We can convert between sum-of-minterms and product-of-maxterms easily, by DeMorgan's.

13. Logic Gates & Simplification

Logic Gates

- Fan-in: The number of inputs of a gate $\geq 1, 2$.
- Implement bool exp / function as logic circuit.

Universal Gates

- **universal gate**: can implement a complete set of logic.
- $\{AND, OR, NOT\}$ are a complete set of logic, sufficient for building any boolean function.
- $\{NAND\}$ and $\{NOR\}$ themselves a complete set of logic. Implement NOT/AND/OR using only NAND or NOR gates.

SOP and POS

- an SOP expression can be easily implemented using
 - 2-level AND-OR circuit or 2-level NAND circuit
- a POS expression can be easily implemented using
 - 2-level OR-AND circuit or 2-level NOR circuit

Algebraic Simplification


- **Function Simplification**: Make use of algebraic (using theorems) or Karnaugh Maps (easier to use, limited to no more than 6 variables) or Quine-McCluskey.
- **Algebraic Simplification**: aims to minimise
 1. number of literals (prioritised over number of terms)
 2. number of terms.

Half Adder

- Half adder is a circuit that adds 2 single bits (X, Y) to produce a result of 2 bits (C, S).

$$\textcircled{O} \quad C = X \cdot Y; \quad S = X \oplus Y$$


Inputs		Outputs	
X	Y	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0




implementation of a half adder

Universal Gates


Gate Symbols




AND Gate




OR Gate




(NOT gate)



■ **NAND gate**




NOR gate



XOR gate







XNOR gate



XNOR can be represented by \ominus
(Example: $A \ominus B$)





NAND as Universal Gate (Complete Logic Set)



NOR as Universal Gate (Complete Logic Set)

NOR

■ Proof: Implement NOT/AND/OR using only NOR gates.



Gray Code


- Only a **single bit change** from one code value to the next. 4 bit standard gray code:

Decimal	Binary	Gray Code	Decimal	Binary	Gray code
0	0000	0000	8	1000	1100
1	0001	0001	9	1001	1101
2	0010	0011	10	1010	1111
3	0011	0010	11	1011	1110
4	0100	0110	12	1100	1010
5	0101	0111	13	1101	1011
6	0110	0101	14	1110	1001
7	0111	0100	15	1111	1000

- not restricted to decimal digits: n bits can have up to 2^n values.
- aka reflected binary code. To generate gray code, reflect.
- not unique - multiple possible Gray code sequences

K Maps

- Simplify (SOP) expressions, with fewest possible product terms and literals.
- Based on **Unifying Theorem** ($A + A' = 1$), **complement law**.
- Abstract form of Venn diagram, matrix of squares, each square represents a **minterm**.
- Two adjacent squares represent minterms that differ by exactly one literal.




K Map for a function:


- The K-map for a function is filled by putting:
 - A '1' in the square the corresponds to a **minterm**
 - A '0' otherwise
- Each **valid grouping** of adjacent cells containing '1' corresponds to a simpler product term.
- Group must have width/length (size) in **powers of 2**.
- larger group** = fewer literals in result product term
- fewer groups** = fewer product terms in final SOP exp.
- Group maximum cells, and select fewest groups.

K-Maps


3-Variable




4-Variable




5-Variable



Valid Groupings



6-Variable



Using a K-map

- K-map of function easily filled in when function in sum-of-minterms form.
- If not in sum-of-minterms, convert into sum-of-products (SOP) form, expand SOP expr into sum-of-minterms, or fill directly based on SOP.

(E)PIs

- implicant**: product term that could be used to cover minterms of the function.
- prime implicant**: a product term obtained by combining the maximum possible number of minterms from adjacent squares in the map.
- essential prime implicant**: a prime implicant that includes at least one minterm that is not covered by any other prime implicant

K-maps to find POS

- shortcut: group maxterms (0s) of given function
- long way: 1. convert K-map of F to K-map of F' (by flipping 0/1s), 2. get SOP of F' POS=(SOP)'.

Don't-Care Conditions

- denoted d , e.g.:


$$F(A, B, C) = \sum m(3, 5, 6) + \sum d(0, 7)$$

14. Combinational Circuits, MSI Components

Combinational Circuits

Combinational Circuits

- Two classes of logic circuits, combinational and sequential.



Function analysis of combinational circuit (CC):

Label inputs and outputs, obtain functions of intermediate points and draw the truth table. Deduce functionality.

CC design methods: gate-level (with logic gates) and block-level (with functional blocks, e.g. IC chip).

Goals: reduce cost, increase speed, design simplicity.


Gate-Level (SSI: Small Scale Integration) Design

Design procedure:


- State problem, label input output of circuit.
- Draw truth table, obtain simplified boolean function.
- Draw logic diagram.

Gate-Level (SSI) Design: Half Adder

Example: $C = X \cdot Y$
 $S = X' \cdot Y + X \cdot Y' = X \oplus Y$



Gate-Level (SSI) Design: Full Adder



Using K-map, simplified SOP form:

$$C = X \cdot Y + X \cdot Z + Y \cdot Z$$

$$S = X' \cdot Y \cdot Z + X' \cdot Y \cdot Z' + X \cdot Y \cdot Z' + X \cdot Y \cdot Z$$


C	Y	Z	0	1	0	1
0	0	0	0	0	1	1
1	0	1	1	0	1	0

C	Y	Z	0	1	0	1
0	0	0	0	0	1	1
1	0	1	1	0	1	0


Arithmetic Circuits Summary

- Block-Level Design** More complex circuits built using block-level method, rely on algorithm or formulae of circuit, decompose problem into solvable subproblems.

Half adder




Full adder




4-bit Parallel Adder (Ripple Carry Adder)

Consider a circuit to add two 4-bit numbers together and a carry-in, to produce a 5-bit result.




Two Ways: Serial (one FA) or Parallel (n FAs for n bits)



Circuit Delays

- Given a **logic gate** with delay t . If inputs stable at times t_1, t_2, \dots, t_n , then earliest time in which output will be stable is: $\max(t_1, t_2, \dots, t_n) + t$



- delay of a combinational circuit: repeat for all gates

- E.g. n-bit parallel adder will have delay of:



$$S_n = ((n-1) * 2 + 2)t$$

$$C_{n+1} = ((n-1) * 2 + 3)t$$


$$\text{max delay} = ((n-1) * 2 + 3)t$$

Block Diagrams


Comparators





Half Adder



Full Adder




Other Adders




MSI circuits Block Diagrams


Decoder




Encoder



Demultiplexer



Multiplexer



15. MSI Components


Integrated Circuit

- IC aka chip or microchip is a set of electronic circuits on small flat piece of semiconductor.

- **Scale of Integration:** No. of components on standard size IC. (SSI: Small-scale Integration, MSI: Medium, LSI: Large, VLSI: Very large, ULSI: Ultra-large).


Decoders

- convert binary information from n input lines, to up to 2^n output lines
- selects only one output line, aka n -to- m -line decoder, $n : m$ or $n \times m$ decoder where $m \leq 2^n$.



Encoders

- given a set of input lines, of which exactly one is high and the rest are low, provide code that corresponds to the high input line.
- opposite of decoder. $\leq 2^n$ input lines and n output lines
- implemented with OR gates



Priority Encoders

- If multiple inputs are equal to 1, the highest **priority** takes precedence
- all inputs 0: invalid input
 - Example of a 4-to-2 priority encoder:

Inputs				Outputs		
D ₀	D ₁	D ₂	D ₃	f	g	v
0	0	0	0	X	X	0
1	0	0	0	0	0	1
X	1	0	0	0	1	1
X	X	1	0	1	0	1
X	X	X	1	1	1	1

Enable

- **one-enable:** device is only activated when $E = 1$
- **zero-enable:** device is only activated when $E = 0$, denoted or E' or \bar{E}

E	X	Y	F ₀	F ₁	F ₂	F ₃
1	0	1	0	1	0	0
1	0	1	0	1	0	0
1	0	1	0	0	1	0
1	1	0	0	0	0	1
0	d	d	0	0	0	0

Decoder with 1-enable

E'	X	Y	F ₀	F ₁	F ₂	F ₃
0	0	1	0	1	0	0
0	0	1	0	1	0	0
0	1	0	0	0	1	0
0	1	0	0	0	0	1
1	d	d	0	0	0	0


Decoder with 0-enable

Zero-Enable/Negated Outputs


- **active-high outputs:** normal outputs (selected line is 1)
- **active-low outputs:** negated outputs (selected line is 0)

Implementing Functions with Decoders

- any combinational circuit with inputs and outputs can be implemented with an $n : 2^n$ decoder with m OR gates.
- **input:** bool function, in sum-of-minterms form
- **output:** decoder for minterms, OR gate to form sum.




Multiplexers & Demultiplexers



- Helps share **single comm line** among devices.
- One source, one dest at a time. (Circuit switching)


Demultiplexer

- directs data from the input line to **one** selected output line
- input: an input line and set of selection lines
- "output": directs data to one selected line
- **Identical to a decoder with enable**



Multiplexer


- steers one of 2^n input lines to single output line, using selection lines.
- **input:** multiple input lines, multiple selection lines
- **output:** one output line = sum of the (product of data lines and selection lines)
- Larger multiplexers can be constructed from smaller ones.



Implementing Functions with Multiplexers

- A 2^n -to-1 multiplexer can implement bool function of n input variables:
- Express in sum-of-minterms form.
- Connect n variables to n selection lines, put '1' on data line if minterm of function, '0' otherwise

$$F(A,B,C) = A' \cdot B' \cdot C + A' \cdot B \cdot C + A \cdot B' \cdot C + A \cdot B \cdot C' \\ = \Sigma m(1,3,5,6)$$



Using smaller multiplexers for Functions

- We can use single smaller $2^{(n-1)} - to - 1$ multiplexer to implement bool function of n (input) variables.
- **Procedure:** Express function in sum-of-minterms form, reserve one variable (here take least significant one) for input lines of multiplexer, and use rest for selection lines. (C for input, A & B for selection)
- Draw truth table for function, group inputs by selection line values, determine multiplexer inputs by comparing input line (C) and function (F).

$$F(A,B,C) = \sum m(0,1,3,6) = A'B'C' + A'B'C + A'B'C + A \cdot B \cdot C'$$

