

CS2100 Comp Org Notes

AY23/24 Sem 1, github.com/gertek

0. Computer Organisation

- Instruction set architecture (ISA) is the software stack and below it is the hardware stack.
- High level programming language → Assembly Language → Machine Code
- We first simplify the processor to three components: Arithmetic Logic Unit (ALU), Control Unit and Memory Unit.


1. C syntax

```
#include <iostream>
#include <stdio.h>
int main(void) {
    printf("Hello World!\n");
    std::cout << "Hello World!\n";
    return 0;
}
```

- C programs generally structured as such:

```
#preprocessor directives
main function header {
    declaration of variables
    executable statements
}
```

- Preprocessor:** Starts with #, #include allows us to use codes defined in another file, #define allows us to define a constant.
- Always declare variables at the beginning of a function, and initialize (assign initial value) before use.
- Three common C preprocessors: Header file inclusion, Macro expansions, conditional compilations
 - uninitialised variables will contain random values



- C is **statically typed** language, type is the **property of the variable**. Once declared, variable can only store data of particular type.

Variable attributes: Name, Type, Address, Value.

- Names are case-sensitive, camelCase, PascalCase.
- All data in C is (or can be) represented as integers. Characters are represented by 8-bit "char" integers based on the ASCII table.
- Strings are then represented as: Array of char. Terminated by a null character (' \0' or 0)

Primitive Data Types in C:

Type	Size	Usage	Examples	Py	JS
int	4 bytes	Whole numbers	Max: 2 ³¹ -1, Min: -2 ³¹	int	number
float	4 bytes	Real numbers	12.34f, 1.5e-2f	float	number
double	8 bytes	Real numbers	12.34, 1.5e-2	float	number
char	1 byte	Characters	'A', 'z', '\n', ' ', '2'	str	string

Format Specifiers:

Placeholder	Type	Fn Use
%c	char	printf/scanf
%d	int	printf/scanf
%f	float/double	printf/scanf

Escape Sequences:

Sequence	Meaning	Result
\n	New line	Output new line
\t	Horizontal Tab	Move cursor
\\"	Double quote	Display "

Placeholder	Type	Fn Use
%lf	double	scanf
%p	pointers	printf

Sequence	Meaning	Result
%%	Percent	Display percent %
%p	pointers	printf

Sequence	Meaning	Result
\a	alarm	Gen. bell sound

Typecasting in C:

```
/* syntax: (type) expression */
int ii = 5; float ff = 15.34
float a = (float) ii / 2; // a = 2.5
float b = (float) (ii / 2); // b = 2.0, floor division
int c = (int) ff / ii; // c = 3
```

Assignment Statements

- The value assigned is returned as result of evaluation.

```
a = b = c = 3 + 6; // is possible
a = 5 + (b = 3); // b = 3, a = 8
```

Associativity & Precedence

Operator Type	Operator	Associativity
Primary expression operators	() expr++ expr--	Left to right
Unary operators	* & + - ++expr --expr (typecast)	Right to left
Binary operators	* / %	Left to right
	+ -	
Assignment operators	= += -= *= /= %=	Right to left

Selection

- We may define our own boolean library or (`#include <stdbool.h>`).

Non-zero values treated as true, but only 1 (==) equal true.

```
#define false 0
#define true 1
#define bool char
```

- Short-circuit evaluation.

switch/case:

- fall through behavior:** Removal of `break` allows subsequent cases to run.

```
switch(<variable_or_expression>) {
    case value1:
        /* ... */
        break; // Prevents spill over to next case

    case value2:
        /* ... */
        // no break can spill over to next case

    case value3:
        /* ... */
        break;

    default: // code to execute if equal none.
        /* ... */
        break;
}
```

loops:

```
while ( condition )
{
    // loop body
}
```

```
do
{
    // loop body
} while ( condition );
```

```
for ( initialization; condition; update )
{
    // loop body
}
```

Initialization: initialize the **loop variable**
Condition: repeat loop while the condition on **loop variable** is true
Update: change value of **loop variable**

2. C syntax (Pointers & Functions)

Every **memory location** in a computer is indexed with an address.

All variables in C must be stored in memory,

```
int main(void) {
    int a = 3, *b; // b is a pointer to an int
    b = &a; // b points to the address of a
    *b = 5; // set a through b, a=5

    int *a_ptr;
    a_ptr = &a;
}
```

- **pointer variable** stores the address of another variable.

- **&** → address operator.

&x → address of memory cell where value of x is stored, gets address of a variable.

- ***** → declares a pointer.

type *pointer_name (e.g. **int *x**)

- *** - dereferencing** (access variable through pointer)

***x = 32** : following through the pointer to get the value

- Incrementing a pointer('s pointed value): **(*p)++;**

without brackets: increments pointer to next address (depending on size of the data type) aka **+= sizeof(*p1)**

```
double a, *b;
b = &a; // legal
double c, d;
*d = &c; // legal
double e, f;
f = &e; // ILLEGAL!
```

Call-by-Value / Pointer

- In C, the actual parameters are passed to the formal parameters by a mechanism known as call-by-value.
- The only way for a function to modify the value of a variable outside its scope, is to use pointers to access that variable. (Call-by-pointer)

3. C Arrays, Strings & Structs

Arrays

- a homogenous collection of data all of the same type, occupying contiguous memory locations.
- declaration: **arr = elementType[size]**
- arr refers to **&arr[0]**
- an array name is a **fixed (constant) pointer**, which points to the first element in the array and cannot be reassigned - **arr1 = arr2** is illegal.

```
// an array can ONLY be initialised at the time of declaration

int evens[5] = {2, 4, 6, 8, 10};
// if you initialise values, no need to declare length
int odds[] = {1, 3, 5};
// uninitialized values will be zero value
int some[5] = {1, 2, 3}; // some = [1, 2, 3, 0, 0]

int numbers[3];
printf("Enter 3 integers:");
for (i = 0; i < 3; i++) {
    scanf("%d", &numbers[i]);
}
```

In function prototypes

```
// parameter names are optional
int sumArray(int [], int); // valid
int sumArray(int arr[], int size); // valid
int sumArray(int *, int); // pointer is valid too

// size can be specified but will be ignored
int sumArray(int arr[8], int size);

// function definition
int sumArray(int *arr, int size) { ... }
int sumArray(int arr[8], int size) { ... } // size ignored
```

Strings

- array of characters terminated with a null character: **\0**, which has ASCII value of 0.
- string functions: **#include <string.h>**

```
char my_str[] = "hello";
char my_str[] = {'h', 'e', 'l', 'l', 'o', '\0'};
```

I/O

- **in** : **fgets(str, size, stdin)** reads (size - 1) chars or until newline encountered.
- **in** : **scanf("%s", str)** - reads until whitespace.
- **out** : **puts(str)** - terminates with newline
- **out** : **printf("%s", str)** - prints until '**\0**' in **str** encountered.

String functions

- **strlen(s)** : returns number of characters in s up to '**\0**'
- **strcmp(s1, s2)** : compares the ASCII values of corresponding characters, returns **s1 - s2**, negative number / positive number / 0 if they are equal.
- **strncmp(s1, s2, n)** : strcmp for first n characters of s1 and s2
- **strcpy(s1, s2)** : copy s2 into s1, ocannot directly assign s1 = "Hello", but can copy: **strcpy(s1, "Hello")**
- **strncpy(s1, s2, n)** : copy first n characters of s2 into s1

Structs

- allow grouping of heterogenous data
- passed by value into functions unless: passing array of structs to a function array members of structs are **deeply copied**
- can be reassigned
- no memory is allocated to a type.

create new types called **box.t** and **nested_box.t**:

```
// declare BEFORE function prototypes
typedef struct {
    int length, width;
    float height;
} box_t;

typedef struct {
    int id;
    box_t smaller_box;
} nested_box_t;

// initialising struct variables
box_t mybox = {2, 3, 5.1};
nested_box_t big_box = {0, {4, 3, 6.7}};

// accessing members
box.length = 1;
big_box.smaller_box.width = 2;
```


Arrow Operator **->**

- **(*player_ptr).name** is equivalent to **player_ptr->name**
- ***player_ptr.name** means ***(player_ptr.name)** (dot has higher precedence)

6. MIPS + ISA

Instruction Set Architecture

- ISA:** abstraction of the interface between the hardware and low-level software
- Software is translated into the instruction set.
- Hardware implements the instruction set.
- Compiler** turns high level language into assembly code.
- Assembler** translates assembly language to machine code.
- stored-memory concept (von Neumann architecture):** both instructions and data are stored in memory.
- The load-store model:** *Limit memory operations and relies on registers for storage during execution.



- major types of assembly instruction:
 - memory:** move values between memory and registers
 - calculation:** arithmetic and other operations
 - control flow:** change the sequential execution (sequence in which instructions are executed)

Registers

- Registers close to processors, fast speed of access. Values in registers are simply binaries, no data types associated.
- Typical architecture has 16 to 32 registers
- MIPS register can hold any 32-bit number

- There are **32 registers** in MIPS assembly language:
 - Can be referred by a number (\$0, \$1, ..., \$31) OR
 - Referred by a name (eg: \$a0, \$t1)

Name	Register number	Usage
\$zero	0	Constant value 0
\$v0-\$v1	2-3	Values for results and expression evaluation
\$a0-\$a3	4-7	Arguments
\$t0-\$t7	8-15	Temporaries
\$s0-\$s7	16-23	Program variables

\$at (register 1) is reserved for the assembler.
\$k0-\$k1 (registers 26-27) are reserved for the operating system.

6. MIPS Assembly Language

Instructions

Operation	Opcode in MIPS	Meaning
Addition	add \$rd, \$rs, \$rt	\$rd = \$rs + \$rt
	addi \$rt, \$rs, C16 _{2s}	\$rt = \$rs + C16 _{2s}
Subtraction	sub \$rd, \$rs, \$rt	\$rd = \$rs - \$rt
Shift left logical	sll \$rd, \$rt, C5	\$rd = \$rt << C5
Shift right logical	srl \$rd, \$rt, C5	\$rd = \$rt >> C5
AND bitwise	and \$rd, \$rs, \$rt	\$rd = \$rs & \$rt
	andi \$rt, \$rs, C16	\$rt = \$rs & C16
OR bitwise	or \$rd, \$rs, \$rt	\$rd = \$rs \$rt
	ori \$rt, \$rs, C16	\$rt = \$rs C16
NOR bitwise	nor \$rd, \$rs, \$rt	\$rd = \$rs \$rt
	xor \$rd, \$rs, \$rt	\$rd = \$rs ^ \$rt
XOR bitwise	xori \$rt, \$rs, C16	\$rt = \$rs ^ C16

C5 is [0 to 2⁵-1]

C16_{2s} is [-2¹⁵ to 2¹⁵-1]

C16 is a 16-bit pattern

- add \$s0, \$s1, \$zero synonymous with move \$s0, \$s1
- to get a "NOT" operation: nor \$t0, \$t0, \$zero
- lui → load upper immediate (sets upper 16 bits of reg)

Loading Large Constants

- use lui to set the upper 16 bits (lui \$t0, 0xAAAA), lower bits filled with zeroes
- use ori to set the lower-order bits (ori \$t0, \$t0, 0xF0F0)

Memory Instructions

- lw target, dis(src) : load Mem[src+dis] content to target
- sw src, disp(target) : store src content to Mem[targ+disp]
- lb / sb : Load/Store byte (doesn't need word-align)

Control Flow


- bne : branch if Not Equal (bne \$t0, \$t1, label)
- beq : branch if Equal (beq \$t0, \$t1, label)
- j : jump unconditionally (beq \$t0, \$t1, label)
- slt : set to 1 on less than, else 0 (slt dest, src1, src2)

MIPS Instructions Format

R-format (Register format: op \$r1, \$r2, \$r3)
• Instructions which use 2 source registers and 1 destination register
• e.g. add, sub, and, or, nor, slt, etc
• Special cases: srl, sll, etc.
I-format (Immediate format: op \$r1, \$r2, Immd)
• Instructions which use 1 source register, 1 immediate value and 1 destination register
• e.g. addi, andi, ori, slti, lw, sw, beq, bne, etc.
J-format (Jump format: op Immd)
• j instruction uses only one immediate value

Memory Organisation

- each location has an address: an index into the array
 - for a k-bit address, the address space is of size 2^k
 - largest address possible: $2^k - 1$, bc start from 0
- byte addressing: one byte (8 bits) in every location/address
 - more than one byte: word addressing
- load-store architectures can only load data at **word boundaries** (divisible by n bytes)
 - e.g. If word consists of 4 bytes:



MIPS:

- Microprocessor without Interlocked Pipelined Stages
- load-store register architecture
 - 32 registers, each 32-bit (4 bytes) long
 - each word contains 4 bytes
 - memory addresses are 32-bit long
- 2^{30} memory words ($2^{32}/4$)
 - accessed only by data transfer instructions (aka **memory instructions**)
- MIPS uses byte addresses: consecutive words (word boundaries) differ by 4
 - e.g. Mem[0], Mem[4], ...

7. MIPS Instruction Encoding

Refer to **MIPS Reference Data** (midterms handout last slide)

R Format:



each field is a 5/6-bit unsigned integer
opcode always = 0, shamt set to 0 for all non-shift instructions
rs set to 0 for sll/srl

I Format:



immediate is a signed integer 2s complement (up to 2^{16} values)

J Format:



- MIPS will take the 4 MSBs from PC+4 (next instruction after the jump instruction)
- omit 2 LSB (rightmost) since instruction addresses are word-aligned
- maximum jump range = $2^{26+2+4} = 2^{32}$


PC-Relative Addressing

- Program Counter (PC): special register that keeps address of the instruction being executed in the processor
- target address = PC + 16-bit **immediate** field
 - can branch $+ - 2^{15}$ words = 2^{17} bytes from the PC
 - interpret **immediate** as the number of words since instructions are word-aligned: larger range!
- next branch calculation:
 - if branch is not taken: **PC+4**
 - if branch is taken: **(PC+4) + (immediate x 4)**


Addressing Modes

Addressing mode: ways to specify an operand in an assembly

- Register Addressing:** operands are registers. (R format Instructions)



- Immediate Addressing:** operand is a constant within the instruction itself. e.g. **andi**, **addi**, **ori** **slti** etc.




- Base/Displacement Addressing:** operand is at the memory location whose address is the sum of a register and a constant in the instruction. **lw**, **sw**: (base address) + immediate (displacement)



- PC-relative Addressing:** address is the sum of PC and constant in the instruction (e.g. **beq**, **bne**).
branch address is relative to PC+4



- Pseudo-direct Addressing:** 26-bit of instruction concatenated with the 4 MSBs of PC (e.g. **j**)



Summary


MIPS assembly language				
Category	Instruction	Example	Meaning	Comments
Arithmetic	add	add \$s1, \$s2, \$s3	\$s1 = \$s2 + \$s3	Three operands; data in registers
	subtract	sub \$s1, \$s2, \$s3	\$s1 = \$s2 - \$s3	Three operands; data in registers
	add immediate	addi \$s1, \$s2, 100	\$s1 = \$s2 + 100	Used to add constants
	load word	lw \$s1, 100(\$s2)	\$s1 = Memory[\$s2 + 100]	Word from memory to register
	store word	sw \$s1, 100(\$s2)	Memory[\$s2 + 100] = \$s1	Word from register to memory
	load byte	lb \$s1, 100(\$s2)	\$s1 = Memory[\$s2 + 100]	Byte from memory to register
	store byte	sb \$s1, 100(\$s2)	Memory[\$s2 + 100] = \$s1	Byte from register to memory
Data transfer	load upper immediate	lui \$s1, 100	\$s1 = 100 * 2 ¹⁶	Loads constant in upper 16 bits
	branch on equal	beq \$s1, \$s2, 25	if (\$s1 == \$s2) go to PC + 4 + 100	Equal test; PC-relative branch
	branch on not equal	bne \$s1, \$s2, 25	if (\$s1 != \$s2) go to PC + 4 + 100	Not equal test; PC-relative
	set on less than	slt \$s1, \$s2, \$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than; for beq, bne
	set less than immediate	slti \$s1, \$s2, 100	if (\$s2 < 100) \$s1 = 1; else \$s1 = 0	Compare less than constant
	jump	jr 2500	go to 10000	Jump to target address
	jump register	jr \$ra	go to \$ra	For switch, procedure return
Unconditional jump	jump and link	jal 2500	\$ra = PC + 4; go to 10000	For procedure call

8. Instruction Set Architecture

1. Data Storage

Concerned with where we store the operands so computation can be performed, store result afterwards, how to specify operands.

Storage Architectures



ISA	Instructions	Explanation
Stack	push @src	Load value in @src onto top of stack.
	pop @dest	Transfer value at top of stack to @dest.
	add	Remove top two values in stack, add them, and load the sum onto top of stack.
Accumulator	load @src	Load value in @src into accumulator.
	add @src	Add value @src and value in accumulator, and put sum back into accumulator.
	store @dest	Store the value in accumulator into @dest.
Memory-Memory	add @dest, @src1, @src2	Add values in @src1 and @src2, and put the sum into @dest.
Register-Register	load \$reg, @src	Load value in @src into \$reg.
	add \$dest, \$src1, \$src2	Add values in \$src1 and \$src2, and put sum into \$dest.
	store \$reg, @dest	Store value in \$reg into @dest.

2. Memory Addressing Mode

Concerned with memory locations and addresses, the addressing modes as well as the memory content.

- **endianess:** the relative ordering of bytes in a multiple-byte word stored in memory
 - big endian: MSB stored in lowest address
 - small endian → LSB stored in lowest address

3 addressing modes in MIPS:

1. register: operand is in a register (e.g. `add $t1, $t2, $t3`)
2. immediate: operand is specified directly in the instruction (e.g. `addi $t1, $t2, 98`)
3. displacement: operand is in memory with address calculated as base + offset (e.g. `lw $t1, 20($t2)`), a form of immediate mode instruction

3. Operations in the Instruction Set

Every instruction set should have a set of standard operations

Data Movement	
load (from memory)	in MIPS
store (to memory)	
memory-to-memory move	\$t1 → \$t0
register-to-register move	add \$t0, \$t1, \$zero
input (from I/O device)	
output (to I/O device)	
push, pop (to/from stack)	
Arithmetic	
integer (binary + decimal) or FPU	
add, subtract, multiply, divide	
Shift	
shift left/right, rotate left/right	
Logical	
not, and, or, set, clear	
Control flow	
Jump (unconditional), Branch (conditional)	
call, return	
Subroutine Linkage	
trap, return	
Interrupt	
test & set (atomic r-m-w)	
Synchronization	
search, move, compare	
String	
pixel and vertex operations,	
Graphics	
compression/decompression	

4. Instruction Formats

Concerned with instruction length as well as instruction fields. In particular, for instruction fields, we are interested in the type and size of operands.

Instruction Length:

- fixed-length instructions:
 - easy fetch and decode
 - simplified pipelining and parallelism
 - instruction bits are scarce
- variable-length instructions
 - require multiple steps to fetch and decode instructions
 - more flexible

Instruction Fields:

- type and size of operands (i.e. how to divide up the instructions)
- instruction costs of:
 - **opcode:** unique code to specify the desired operation
 - designates the **type** and **size** of operands
 - operands: zero or more additional information needed for the instruction
- 32-bit architecture should support
 - 8-, 16-, 32-bit integer operations
 - 32- and 64-bit floating point operations

5. Instruction Encoding

- choice of variable/fixed/hybrid encoding
- **expanding opcode scheme:** opcode variable lengths for different instructions, maximise instruction bits
 - use unused bits to define opcode, larger instruction set

8.5 MIPS Processor

- programmer writes program in high-level language (e.g. C)
- compiler translates to assembly language (MIPS)
- assembler translates to machine code (binaries)
- processor executes machine code (binaries)

Building a Processor

There are two major components of a processor:

• Datapath:

- Collection of components that process data.
- Performs the arithmetic, logical and memory operations.
- takes in data from operands, processes it, writes the data back.

• Control:

- Tells the datapath, memory and I/O devices what to do according to program instructions.
- generates control signals.

Goal: Implement simplest possible implementation of a subset of the core MIPS ISA.

In particular, we are interested only at the following operations:


- Arithmetic and Logical: `add`, `sub`, `and`, `or`, `slt`, `andi1`*, `ori1`*
(* Not fully implementable in simplest implementation, as we do "sign extension" on immd value).
- Data Transfer: `lw` and `sw`
- Branches: `beq` and `bne`

9. Datapath

Instruction Execution Cycle



in MIPS



1. Fetch Stage

Fetch instruction and prepares the processor to get the next instruction.

- use PC to fetch instruction from memory
- increment PC by 4 to get the next instruction (using an Adder)
- output (to Decode): instruction to be executed

2. Decode Stage

Decode stage is combined with the operand fetch stage due to the simplicity of the pure decode stage.

- gathers data from the instruction fields
 - read opcode and determine the instruction type and field lengths
 - read data from all necessary registers
- output (to ALU): operation and the necessary operands

3. ALU (execution) Stage

- output (to memory stage): calculation result

4. Memory Stage

- only `load`, `store` instructions needed to perform operations in this stage
 - uses memory address calculated by ALU stage (input)
- all other instructions are idle in this stage
 - result from ALU stage will pass through this stage to be used in Register Write stage

- inputs:
 - computation result to be used as memory address
 - register value to be written to memory (only `sw`)
- outputs (to Register Write stage): result to be stored (only `lw`)

5. Register Write Stage

- write the result of some computation into a register
 - do nothing: stores / branches / jumps
- input:
 - destination register number
 - computation result (from either memory or ALU)


9.5 Datapath Elements

Instruction Memory [1, Fetch]

- Storage element for the instructions (Sequential circuit).
- supplies instructions given an address
 - input: instruction address M
 - outputs: contents of address M (binary pattern of instructions)


Adder [1]

- combinational logic to add two numbers.




Clock [1]

- a square wave used by the processor
 - times operations inside the processor (e.g. reading & updating PC)
- allows read and update of PC at the same time
 - PC is read during the first half of the clock period
 - PC is updated only at the rising edge



Register File [2]

- collection of 32 registers (each 32 bits wide)
 - can be read by specifying register number
- read at most 2 registers per instruction
- write at most one register per instruction
- `RegWrite`: control signal to indicate writing of register




Multiplexer

- selects one input from multiple input lines
 - inputs: n lines of same width
 - outputs: select input i^{th} line if control = i
- control: m bits where $n = 2^m$

ALU [3]

- combinational logic to implement arithmetic and logical operations
- inputs: two 32-bit numbers
- outputs:
 - result of arithmetic/logical operation
 - 1-bit signal to indicate whether result is zero
- control (`ALUcontrol`): 4-bit to decide the operation
 - set using opcode + funct field
- 2 calculations needed for branch instructions (branch outcome + branch target address)



Data Memory [4]

- storage element for the data of a program
- inputs: memory address
 - data to be written (for store instructions)
- outputs: data read from memory (for load instructions)
- control: `MemRead` and `MemWrite` controls
 - only one can be asserted at any point in time

10. Control

Control Signals

These can be generated using opcode directly.

- `RegDst` @ Decode/Operand Fetch
 - 0/1: write register = `Inst[20:16]` / `Inst[15:11]`
- `RegWrite` @ Decode/Operand Fetch
 - 0/1: No register write / WD written to WR

• `ALUSrc` @ ALU (determines first input)

- 0: `Operand2 = Register Read Data 2`
- 1: `Operand2 = SignExt(Inst[15:0])` (sign ext immediate)

• `MemRead` @ Memory

- 0/1: no read / reads memory using Address (returned in RD)

• `MemWrite` @ Memory

- 0/1: no write / writes Register RD 2 into mem[Address]

• `MemToReg` @ RegWrite


- 0/1 → register write data = ALU result / memory read data

• `PCSrc` @ Memory/RegWrite

- 0/1 → next PC = PC + 4 / PC = `SignExt(Inst[15:0]) ii 2 + (PC + 4)`
- `PCSrc` = set to 1 if Branch AND is0 are both 1
 - aka (`isBranchInstruction AND branchIsTaken`)

Control Signal	Execution Stage	Purpose
<code>RegDst</code>	Decode/Operand Fetch	Select the destination register number
<code>RegWrite</code>	Decode/Operand Fetch RegWrite	Enable writing of register
<code>ALUSrc</code>	ALU	Select the 2 nd operand for ALU
<code>ALUControl</code>	ALU	Select the operation to be performed
<code>MemRead / MemWrite</code>	Memory	Enable reading/writing of data memory
<code>MemToReg</code>	RegWrite	Select the result to be written back to register file
<code>PCSrc</code>	Memory/RegWrite	Select the next PC value


ALU



ALU operation controlled by 2-bit `ALUcontrol`

Controller Design

Determines Control Signals from Opcode



Multilevel Decoding

- to determine `ALUControl` signal
 - depends on 12 variables (6-bit opcode + 6-bit funct)
- reduce the number of cases, then generate the full output
 - reduce the size of the main controller - simplify design process
- how it works
 - use opcode to generate 2-bit `ALUop` signal
 - use `ALUop` signal and funct (for R-type) to generate 4-bit `ALUcontrol` sign


Opcode	ALUop	Instruction Operation	Funct field	ALU action	ALU control
lw	00	load word	x	add	0010
sw	00	store word	x	add	0010
beq	01	branch equal	x	subtract	0110
R-type	10	add	10 0000	add	0010
R-type	10	subtract	10 0000	subtract	0110
R-type	10	AND	10 0100	AND	0000
R-type	10	OR	10 0101	OR	0001
R-type	10	set on less than	10 1010	set on less than	0111

Annotations include "Generation of 2-bit `ALUop` signal will be discussed later" and a truth table for `Instruction Type` and `ALUop`:


Instruction Type	ALUop
lw / sw	00
beq	01
R-type	10

And a truth table for `ALUcontrol`:

ALUcontrol	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	slt
1100	NOR




Complete Datapath




Complete Datapath

Complete Datapath and Control



ALUcontrol on ALU

ALUcontrol			Function
Ainvert	Binvert	Operation	
0	0	00	AND
0	0	01	OR
0	0	10	add
0	1	10	subtract
0	1	11	sit
1	1	00	NOR



Control Design: Outputs

	RegDst	ALUSrc	MemToReg	RegWrite	MemRead	MemWrite	Branch	ALUop	
								op1	op0
R-type	1	0	0	1	0	0	0	1	0
Iw	0	1	1	1	1	0	0	0	0
SW	X	1	X	0	0	1	0	0	0
beq	X	0	X	0	0	0	1	0	1

(warning to add address (NOT + reg))

Control Flow Determination

Control Signals

- **RegDst** @ Decode/Operand Fetch
 - 0/1: write register = $\text{Inst}[20:16] / \text{Inst}[15:11]$
- **RegWrite** @ Decode/Operand Fetch
 - 0/1: No register write / WD written to WR
- **ALUSrc** @ ALU (determines first input)
 - 0: Operand2 = Register Read Data 2
 - 1: Operand2 = SignExt(Inst[15:0]) (sign ext immediate)
- **MemRead** @ Memory
 - 0/1: no read / reads memory using Address (returned in RD)
- **MemWrite** @ Memory
 - 0/1: no write / writes Register RD 2 into mem[Address]
- **MemToReg** @ RegWrite
 - 0/1 → register write data = ALU result / memory read data
- **PCSrc** @ Memory/RegWrite
 - 0/1 → next PC = $\text{PC} + 4 / \text{PC} = \text{SignExt}(\text{Inst}[15:0]) \ll 2 + (\text{PC} + 4)$
 - PCSrc = set to 1 if Branch AND is0 are both 1
 - aka (isBranchInstruction AND branchIsTaken)

Control Design: Outputs

	RegDst	ALUSrc	MemToReg	Reg Write	Mem Read	Mem Write	Branch	ALUop	
	op1	op0						op1	op0
R-type	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
sw	X <small>(writing to register not regfile)</small>	1	X	0	0	1	0	0	0
beq	X	0	X	0	0	0	1	0	1


Opcode	ALUop	Instruction Operation	Funct field	ALU action	ALU control
lw	00	load word	X <small>not used</small>	add → 0010	
sw	00	store word	X <small>not used</small>	add → 0010	
beq	01	branch equal	X	subtract	0110
R-type	10	add	10 0000	add	0010
R-type	10	subtract	10 0010	subtract	0110
R-type	10	AND	10 0100	AND	0000
R-type	10	OR	10 0101	OR	0001
R-type	10	set on less than	10 1010	set on less than	0111

ALUop simplified 2-bit

ALUcontrol	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	slt
1100	NOR


Generation of 2-bit **ALUop** signal will be discussed later

Complete Datapath



Complete Datapath

Complete Datapath and Control



Datapath & Control

11. Instruction Execution

Instruction Execution


- coordinating the stages together: fetch, decode, memory, write etc

Single Cycle Implementation

- how it works
 1. read contents of one or more storage elements
 2. perform computation through some combinational logic
 3. write results to one or more storage elements (register/memory)

- All performed **within a clock period**

- avoids reading a storage element when it's being written



- time taken depends on slowest instruction

- **disadvantage:**

- clock cycle must be long enough to accommodate the slowest instruction: all instructions will take the same time as the slowest instruction.

Multicycle Implementation

- how it works: break up the instruction into execution steps

1. instruction fetch
2. instruction decode and register read
3. ALU operation
4. memory read/write
5. register write

- each execution step takes one clock cycle

- time taken depends on number of steps

- cycle time is determined by the slowest step

- **disadvantage**

- may not necessarily be faster - depends on mix of instructions

Pipelining

- Break up the instructions into execution steps one per clock cycle
- Allow different instructions to be in different execution steps simultaneously