



# UNIVERSITÀ DI PISA

Computer Engineering

Electronic and Communication Systems

## *Perceptron*

Project Report

---

*TEAM MEMBERS:*  
Olgerti Xhanej

Academic Year: 2020/2021

# Contents


<b>1</b>	<b>Introduction</b>	<b>2</b>
1.1	Problem Description . . . . .	2
1.2	Applications . . . . .	3
1.3	Possible Architectures . . . . .	4
<b>2</b>	<b>Architecture</b>	<b>5</b>
2.1	Multiplication Circuit Architecture . . . . .	5
2.2	Adder Circuit Architecture . . . . .	8
2.3	Activation Function Circuit Architecture . . . . .	11
<b>3</b>	<b>VHDL CODE</b>	<b>12</b>
3.1	Modules List . . . . .	12
3.2	Perceptron . . . . .	12
3.3	Parallel Multiplier . . . . .	13
3.4	Unsigned Parallel Multiplier . . . . .	15
3.5	Tree Adder . . . . .	19
3.6	LUT . . . . .	20
3.6.1	Lut generation code . . . . .	20
<b>4</b>	<b>Test Plan</b>	<b>22</b>
<b>5</b>	<b>XILINX VIVADO Report</b>	<b>23</b>
<b>6</b>	<b>Conclusion</b>	<b>24</b>

# 1 — Introduction

## 1.1 Problem Description

The main goal of the activity described in this report is the following: realizing a network implementing a **perceptron** with a **sigmoid activation function**.

Before describing the whole design and implementation process a very little introduction about the architecture must be done.



**Figure 1:** Perceptron Architecture

A **Perceptron** is a *binary classifier that maps his inputs to a specific output  $y = f(z)$ , where  $f()$  is the **activation function** of the perceptron.* The inputs are real numbers and the input  $z$  of the activation function is obtained as:


$$z = b + \sum_{i=0}^{N_L-1} w_i x_i \quad (1)$$

Every input  $x_i$ , every weight  $w_i$  and the bias  $b$  are real numbers in the range of  $[-1, 1]$ .

The **activation function**, in our case, will be a **sigmoid function**, described as follows:

$$y = \frac{1}{1 + e^{-z}} \quad (2)$$

**Figure 2:** Sigmoid Function Plot




Where  $z$  is the result of the equation (1.1).

## 1.2 Applications

A single perceptron is the building block of *artificial neural networks*, in which different layers of perceptrons are connected. The output of the neural network is a real number and could be used to classify *complex objects*: patterns, human faces, handwritings, medical diagnosis, e-mail spams.

**Figure 3:** Neural network example



In the image above there is a simple schema of a neural network, in which the circles represent the perceptrons.

### 1.3 Possible Architectures

The main architecture will be made up by three main logical parts, from an higher-lever point of view:

- **Multiplication Circuit:** implementation of the multiplication operation between each input  $x_i$  and each weight  $w_i$ .
- **Adder Circuit:** implementation of the addition between the results of the former phase and the bias  $b$ .
- **Activation Function Circuit:** implementation of the computation of the sigmoid function.

In the next chapter the architecture will be documented with more precision. Different project choices could be made for each logical part of the architecture:

- **Multiplication Circuit:** could be implemented through a **ROM-based solution** in which every possible result is stored and the two inputs represent the addresses for getting the result. This solution is good only with a very low number of bits, which is not our case: in fact the the ROM will be composed by  $2^{(n_{w_i}+n_{b_i})}$  memory cells. In order to implement the multiplication circuit will be implemented through a **Paraller Multiplier**.
- **Adder Circuit:** different choice could be made to implement the adder circuit. Starting from the simplest to the more complex solution we can exploit the **Serial Adder**, the **Parallel Adder** or the **Parallel Adder with Pipeline** . The first one needs less logic but requires  $n$  clock cycles for computing an  $n$  bits result. The second solution improves the first one by computing one result in **one clock cycle**, on the other hand it could add some problems due to long logic chains between two register. The third solution is the best from the perspective of the number of clock cycles required and the **critical path**, in fact by adding some registers in between the computation of the bits will reduce the logic chains.
- **Activation Function Circuit:** As seen during the laboratory class, this part will be implemented by exploiting a Look-Up-Table. In order to do so, could be necessary a **truncation** of the result of the former computation in order to limit the size of the LUT. With 12 bits are necessary  $2^{12} = 4096$  entries, which could be even reduced by performing some optimization by exploiting the sigmoid function symmetry.

## 2 — Architecture

In this chapter will be discussed deeply the architecture of the three main parts of the perceptron. The general structure could be summarized by the following schema:





Figure 4: General Schema

### 2.1 Multiplication Circuit Architecture


The Multiplication Circuit, as said before, will be implemented through a Parallel Multiplier. The inputs  $b_i$  and  $w_i$  are composed respectively by  $b_x = 8$  bits and  $b_w = 9$  bits. In order to compute the multiplication in the correct way, the inputs need to be translated in the **unsigned form** and then is

possible to perform the multiplication with the parallel multiplier. In the following image is presented the general schema of the Parallel Multiplier:



**Figure 5:** Parallel Multiplier Architecture


Notice that the sign of the result will be computed by a simple XOR operation between the inputs signs. The Unsigned Parallel Multiplier architecture is the following:



**Figure 6:** Unsigned Parallel Multiplier Architecture

Each logic block is translated with a related logic block:






**Figure 7:** Unsigned Parallel Multiplier Architecture


## 2.2 Adder Circuit Architecture

In order to compute the equation (1.1) different sums need to be computed. The building block of this part will be the **Parallel Adder with Pipeline**: as said before, by adding some registers in between the Carry chains, the critical path impact can be reduced. Furthermore, by exploiting the parallel architecture, a single sum can be computed in a single clock cycle. In the next figure will be presented the Parallel Adder:



**Figure 8:** Parallel Adder Architecture

To implement the whole sum of 11 terms, in order to decrease the number of cycles needed to compute the whole sum and to reduce the number of bits needed, a tree approach has been chosen. The schema of the tree parallel adder is the following:




**Figure 9:** Parallel Multiplier Architecture

Some register has been put in between the sum to limit the critical path impact on the performances and clock period limit.

### 2.3 Activation Function Circuit Architecture

At the end of the computation of the latter phase the output is composed by 21 bits. The computation of the sigmoid function will be done through a **Look-Up-Table**, which will need  $2^{21} = \mathbf{2097152}$  **entries** of different outputs with 16 bits. In order to reduce the size of the Look-Up-Table a truncation is needed: from 21 bits to 12 bits. In this case the Look-Up Table will be composed by  $2^{12} = \mathbf{4096}$  **entries**, but, by exploiting the **odd symmetry** of the sigmoid, only  $4096/2 = \mathbf{2048}$  **entries** are needed.



**Figure 10:** Look-Up Table Architecture

## 3 — VHDL CODE

In this chapter will be presented the main modules that compose the architecture of the **Perceptron with sigmoid activation function**.

### 3.1 Modules List

As presented in the last chapter, I have followed a similar approach for creating the architecture. The following modules were created:

- Perceptron
  - Parallel\_Multiplier
    - \* Unsigned Parallel Multiplier
      - Full Adder
      - Half Adder
  - Tree\_Adder
    - \* Ripple\_Carry\_Adder\_Pipelined
      - DFF
      - Full Adder
  - Sigmoid\_Lut\_2048

A **bottom-up strategy** was followed in order to build the architecture: starting from the some modules that will made up the architecture and after finishing each of them some testbenches were written in order to test each building block of the **Perceptron** (See next chapter for details).

### 3.2 Perceptron

The main hardware description of the architecture. In order to not show too much lines of code only the entity definition of this module will be shown.

```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3  use IEEE.numeric_std.all;
4  entity Perceptron is
5  port(
6
7  -- x_1 to x_10 inputs of the perceptron with 8 bits
8  x_1: in std_logic_vector(7 downto 0);
```

```

9   x_2: in std_logic_vector(7 downto 0);
10  x_3: in std_logic_vector(7 downto 0);
11  x_4: in std_logic_vector(7 downto 0);
12  x_5: in std_logic_vector(7 downto 0);
13  x_6: in std_logic_vector(7 downto 0);
14  x_7: in std_logic_vector(7 downto 0);
15  x_8: in std_logic_vector(7 downto 0);
16  x_9: in std_logic_vector(7 downto 0);
17  x_10: in std_logic_vector(7 downto 0);
18
19  -- w_1 to w_10 inputs of the perceptron with 9 bits
20  w_1: in std_logic_vector(8 downto 0);
21  w_2: in std_logic_vector(8 downto 0);
22  w_3: in std_logic_vector(8 downto 0);
23  w_4: in std_logic_vector(8 downto 0);
24  w_5: in std_logic_vector(8 downto 0);
25  w_6: in std_logic_vector(8 downto 0);
26  w_7: in std_logic_vector(8 downto 0);
27  w_8: in std_logic_vector(8 downto 0);
28  w_9: in std_logic_vector(8 downto 0);
29  w_10: in std_logic_vector(8 downto 0);
30
31  -- b input of the perceptron with 9 bits
32  b: in std_logic_vector(8 downto 0);
33
34  clk: in std_logic;
35  rst: in std_logic;
36
37  -- output of the perceptron 16 bits
38  f_z: out std_logic_vector(15 downto 0)
39  );
40  end Perceptron;

```

In the rest of this modules are instantiated and linked the various sub-module that made up the **Perceptron** module.

### 3.3 Parallel Multiplier

```

1   library IEEE;
2   use IEEE.std_logic_1164.all;
3   use ieee.numeric_std.all;
4
5
6   entity Parallel_Multiplier is
7   generic (
8     Nbit_a : positive;
9     Nbit_b: positive
10  );

```

```

11 port(
12   a_p_signed: in std_logic_vector(Nbit_a - 1 downto 0);
13   b_p_signed: in std_logic_vector(Nbit_b - 1 downto 0);
14   p_signed: out std_logic_vector(Nbit_a + Nbit_b - 1 downto
15     0)
16 );
17 end entity Parallel_Multiplier;
18
19 architecture rtl of Parallel_Multiplier is
20
21   -- Building blocks of the Parallel Multiplier
22   component Unsigned_Parallel_Multiplier
23     generic(
24       Nbit_a : positive;
25       Nbit_b : positive
26     );
27     port(
28       a_p: in std_logic_vector(Nbit_a - 1 downto 0);
29       b_p : in std_logic_vector(Nbit_b - 1 downto 0);
30       p : out std_logic_vector(Nbit_a + Nbit_b - 1 downto 0)
31     );
32   end component Unsigned_Parallel_Multiplier;
33
34   -- Unsigned component (will work for the unsigned parallel
35   multiplier
36   signal p_unsigned: std_logic_vector(Nbit_a + Nbit_b - 1
37     downto 0);
38   signal a_p_unsigned: std_logic_vector(Nbit_a - 1 downto 0);
39   signal b_p_unsigned: std_logic_vector(Nbit_b - 1 downto 0);
40
41   -- will carry the sign bit for the signed representation of
42   the inputs
43   signal a_sign: std_logic;
44   signal b_sign: std_logic;
45
46   begin
47
48   -- Compute the unsigned representation from the signed one
49   a_p_unsigned <= std_logic_vector(abs(signed(a_p_signed)));
50   b_p_unsigned <= std_logic_vector(abs(signed(b_p_signed)));
51
52   -- 2's complement representation, the result sign uis
53   computed through the xor op. between a and b
54   p_signed <= std_logic_vector(unsigned(not(p_unsigned)) + 1)
55     when (((a_sign xor b_sign) = '1')) else p_unsigned;
56
57   -- Getting of the sign from a and b (the MSB of the C2
58   representation)

```

```

53  a_sign <= a_p_signed(Nbit_a - 1);
54  b_sign <= b_p_signed(Nbit_b - 1);
55
56  unsigned_parallel_mul: Unsigned_Parallel_Multiplier
57  generic map(
58    Nbit_a => Nbit_a,
59    Nbit_b => Nbit_b
60  )
61  port map(
62    a_p => a_p_unsigned,
63    b_p => b_p_unsigned,
64    p   => p_unsigned
65  );
66
67  end architecture rtl;

```

### 3.4 Unsigned Parallel Multiplier

```

1  library IEEE;
2  use IEEE.std_logic_1164.all;
3
4  entity Unsigned_Parallel_Multiplier is
5  generic (
6    Nbit_a : positive;
7    Nbit_b: positive
8  );
9  port(
10   -- Unsigned representation of inputs
11   a_p: in std_logic_vector(Nbit_a - 1 downto 0);
12   b_p: in std_logic_vector(Nbit_b - 1 downto 0);
13
14   -- p = a_p * b_p
15   p: out std_logic_vector(Nbit_a + Nbit_b - 1 downto 0)
16 );
17 end entity Unsigned_Parallel_Multiplier;
18
19 architecture rtl of Unsigned_Parallel_Multiplier is
20   -- Building blocks of the Unsigned Parallel Multiplier
21   component FULL_ADDER is
22   port
23   (
24     a      : IN std_logic ;
25     b      : IN std_logic ;
26     cin    : IN std_logic ;
27     s      : OUT std_logic ;
28     cout   : OUT std_logic
29   );

```



```

30 end component;
31
32 component HALF_ADDER is
33 port
34 (
35   a      : IN std_logic ;
36   b      : IN std_logic ;
37   s      : OUT std_logic ;
38   cout   : OUT std_logic
39 );
40 end component;
41
42 -- Will hold the carry signals among the whole architecture
43 signal carry_signal: std_logic_vector((Nbit_a - 1)*(Nbit_b
44   - 1) - 1 downto 0);
45
46 signal last_carry_signal: std_logic_vector((Nbit_b - 1)
47   downto 0);
48
49 -- Will hold the sum result of the FA and HA among the
50   whole architecture
51 signal sum_signal: std_logic_vector((Nbit_a - 1)*(Nbit_b -
52   2) - 1 downto 0);
53
54 -- will hold the precomputed values for the inputs a and b
55   of the various Half Adder and Full Adder
56 signal a_multiplier: std_logic_vector(Nbit_a + Nbit_b - 2
57   downto 0);
58
59 signal b_multiplier: std_logic_vector((Nbit_a - 1)*(Nbit_b
60   - 1) - 1 downto 0);
61
62 begin
63
64 -- First bit of the result
65 p(0) <= (a_p(0) and b_p(0));
66
67
68 -- Computation of the various inputs of each HA and FA
69 d_process: process(a_p, b_p)
70 begin
71
72   for j in 1 to Nbit_b loop
73     a_multiplier(j - 1) <= (a_p(0) and b_p(Nbit_b - j));
74   end loop;
75
76   for i in 2 to Nbit_a loop
77     a_multiplier(Nbit_b + i - 2) <= (a_p(i - 1) and b_p(Nbit_b
78       - 1));
79   end loop;
80

```

```

71 for i in 1 to Nbit_a-1 loop
72 for j in 1 to Nbit_b - 1 loop
73 b_multiplier((i-1)*(Nbit_b -1) + j - 1) <= (a_p(i) and b_p(
    Nbit_b - j - 1));
74 end loop;
75 end loop;
76 end process d_process;
77
78
79 -- Architecture will follow schema of the Parallel
    Multiplier
80 -- Row index i
81 GEN_a: for i in 1 to Nbit_a generate
82 -- Column index j
83 GEN_b: for j in 1 to Nbit_b - 1 generate
84 FIRST_ROW: if i=1 generate
85 -- In the first Row only HA
86 LEFT: if j < Nbit_b -1 generate
87 ROW1_LEFT: HALF_ADDDER
88 port map
89 (
90 a    => a_multiplier(j - 1),
91 b    => b_multiplier(j - 1),
92 s    => sum_signal(j - 1),
93 cout => carry_signal(j - 1)
94 );
95 end generate LEFT;
96 RIGHT: if j = Nbit_b - 1 generate
97 ROW1_RIGHT: HALF_ADDDER
98 port map
99 (
100 a    => a_multiplier(j - 1),
101 b    => b_multiplier(j - 1),
102 s    => p(1), -- Result bit
103 cout => carry_signal(j - 1)
104 );
105 end generate RIGHT;
106 end generate FIRST_ROW;
107
108
109 INTERNAL_ROW: if i > 1 and i < Nbit_a generate
110 -- Internal Rows only FA
111 LEFT: if j = 1 generate
112 ROW_INT_LEFT: FULL_ADDDER
113 port map
114 (
115 a => a_multiplier(Nbit_b + i - 2),
116 b => b_multiplier((i-1)*(Nbit_b -1) + j - 1),
117 cin => carry_signal((i-2)*(Nbit_b - 1) + (j-1)),

```

```

118 s => sum_signal((i-1)*(Nbit_b - 2) + (j-1)),
119 cout => carry_signal((i-1)*(Nbit_b - 1) + (j-1))
120 );
121 end generate LEFT;
122 CENTER: if j > 1 and j < Nbit_b - 1 generate
123 ROW_INT_CENTER: FULL_ADDER
124 port map
125 (
126 a => sum_signal((i-2)*(Nbit_b - 2) + (j-2)),
127 b => b_multiplier((i-1)*(Nbit_b - 1) + j - 1),
128 cin => carry_signal((i-2)*(Nbit_b - 1) + (j-1)),
129 s => sum_signal((i-1)*(Nbit_b - 2) + (j-1)),
130 cout => carry_signal((i-1)*(Nbit_b - 1) + (j-1))
131 );
132 end generate CENTER;
133 RIGHT: if j = Nbit_b - 1 generate
134 ROW_INT_RIGHT: FULL_ADDER
135 port map
136 (
137 a => sum_signal((i-2)*(Nbit_b - 2) + (j-2)),
138 b => b_multiplier((i-1)*(Nbit_b - 1) + j - 1),
139 cin => carry_signal((i-2)*(Nbit_b - 1) + (j-1)),
140 s => p(i), -- Result bit
141 cout => carry_signal((i-1)*(Nbit_b - 1) + (j-1))
142 );
143 end generate RIGHT;
144 end generate INTERNAL_ROW;
145
146
147 LAST_ROW: if i = Nbit_a generate
148 -- Last row FA and an HA on the rightmost block
149 LEFT: if j = 1 generate
150 ROW_INT_LEFT: FULL_ADDER
151 port map
152 (
153 a => a_multiplier(Nbit_b + i - 2),
154 b => carry_signal((i-2)*(Nbit_b - 1) + (j-1)),
155 cin => last_carry_signal(Nbit_b - j),
156 s => p((Nbit_a) + (Nbit_b) - 1 - j), -- Result bit
157 cout => p((Nbit_a) + (Nbit_b) - 1) -- Result bit
158 );
159 end generate LEFT;
160 CENTER: if j > 1 and j < Nbit_b - 1 generate
161 ROW_INT_CENTER: FULL_ADDER
162 port map
163 (
164 a => sum_signal((i-2)*(Nbit_b - 2) + (j-2)),
165 b => carry_signal((i-2)*(Nbit_b - 1) + (j-1)),
166 cin => last_carry_signal(Nbit_b - j),

```

```

167 s => p((Nbit_a) + (Nbit_b) - 1 - j), -- Result bit
168 cout => last_carry_signal(Nbit_b - j + 1)
169 );
170 end generate CENTER;
171 RIGHT: if j = Nbit_b - 1 generate
172 ROW_INT_RIGHT: HALF_ADDER
173 port map
174 (
175 a => sum_signal((i-2)*(Nbit_b - 2) + (j-2)),
176 b => carry_signal((i-2)*(Nbit_b - 1) + (j-1)),
177 s => p((Nbit_a) + (Nbit_b) - 1 - j), -- Result bit
178 cout => last_carry_signal(Nbit_b - j + 1)
179 );
180 end generate RIGHT;
181 end generate LAST_ROW;
182 end generate GEN_b;
183 end generate GEN_a;
184 end architecture rtl;

```

### 3.5 Tree Adder

```

1 library IEEE;
2 use IEEE.std_logic_1164.all;
3
4 entity Tree_Adder is
5 port(
6 -- Inputs: result of the multiplication of xi*wi
7 in_1: in std_logic_vector(16 downto 0);
8 in_2: in std_logic_vector(16 downto 0);
9 in_3: in std_logic_vector(16 downto 0);
10 in_4: in std_logic_vector(16 downto 0);
11 in_5: in std_logic_vector(16 downto 0);
12 in_6: in std_logic_vector(16 downto 0);
13 in_7: in std_logic_vector(16 downto 0);
14 in_8: in std_logic_vector(16 downto 0);
15 in_9: in std_logic_vector(16 downto 0);
16 in_10: in std_logic_vector(16 downto 0);
17
18 -- Bias input
19 b: in std_logic_vector(8 downto 0);
20 clk: in std_logic;
21 rst: in std_logic;
22
23 -- Output
24 z: out std_logic_vector(20 downto 0)
25 );
26 end Tree_Adder;

```

### 3.5.1 Ripple Carry Adder Pipelined

```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3
4 -- Realize a Ripple Carry Adder in a structural way
5
6 entity Ripple_Carry_Adder_Pipelined is
7 generic (Nbit: positive);
8 port(
9   -- Inputs
10  a_r: in std_logic_vector(Nbit-2 downto 0);
11  b_r: in std_logic_vector(Nbit-2 downto 0);
12  cin_r: in std_logic;
13  cout_r: out std_logic;
14
15  -- Will store the result of a_r+b_r
16  s_r: out std_logic_vector(Nbit-1 downto 0);
17  clk: in std_logic;
18  rst: in std_logic
19 );
20 end Ripple_Carry_Adder_Pipelined;
21
22 architecture rtl of Ripple_Carry_Adder_Pipelined is
23   -- Building blocks of the Ripple Carry Adder Pipelined
24   component FULL_ADDER
25   port(
26     a: in std_logic;
27     b: in std_logic;
28     cin: in std_logic;
29     s: out std_logic;
30     cout: out std_logic
31   );
32   end component FULL_ADDER;
33
34   -- Need of a register to obtain the pipelined version
35   component DFF
36   port(
37     d_dff      : in  std_logic;
38     clk_dff    : in  std_logic;
39     resetn_dff : in  std_logic;
40     q_dff      : out std_logic
41   );
42   end component DFF;
43
44   signal carry_signal: std_logic_vector(Nbit-1 downto 1);
45   signal dff_signal: std_logic_vector(Nbit-1 downto 0) := (
46     others => '0');
```

```

47 begin
48 -- Implemented in a structured way in a similar fashion as
   seen in the Lab lessons
49 GEN: for i in 1 to Nbit generate
50 FIRST: if i=1 generate
51 -- First FA
52 FFI: FULL_ADDER port map (a_r(0), b_r(0), cin_r, s_r(0),
   carry_signal(1));
53 end generate FIRST;
54 INTERNAL: if i > 1 and i < Nbit generate
55 -- Need of Register detection
56 PIPE: if (i mod 3 = 0) generate
57 DFF_I: DFF
58 port map(
59 d_dff      => carry_signal(i-1),
60 clk_dff    => clk,
61 resetn_dff => rst,
62 q_dff      => dff_signal(i-1)
63 );
64 FFI: FULL_ADDER port map (a_r(i-1), b_r(i-1), dff_signal(i-1)
   , s_r(i-1), carry_signal(i));
65 end generate PIPE;
66 -- No need of a register
67 NOT_PIPE: if (i mod 3 /= 0) generate
68 FFI: FULL_ADDER port map (a_r(i-1), b_r(i-1), carry_signal(i
   -1), s_r(i-1), carry_signal(i));
69 end generate NOT_PIPE;
70 end generate INTERNAL;
71
72 -- Implicit extension (the inputs have Nbit-2 bits, the
   output has Nbit-1 bits and there
73 -- are Nbit-1 FA so the last bit is replicated in order to
   make the extension in the
74 -- correct way in C2 representation)
75
76 LAST: if i=Nbit generate
77 FFI: FULL_ADDER port map (a_r(Nbit-2), b_r(Nbit-2),
   carry_signal(Nbit-1), s_r(Nbit-1), cout_r);
78 end generate LAST;
79 end generate GEN;
80 end rtl;

```

## 3.6 LUT

```

1 library IEEE;
2 use IEEE.std_logic_1164.all;
3 use IEEE.numeric_std.all;

```

```

4
5 entity sigmoid_lut_2048 is
6 port (
7 address : in  std_logic_vector(10 downto 0);
8 dds_out  : out std_logic_vector(15 downto 0)
9 );
10 end sigmoid_lut_2048;
11
12
13 -- Output between [-11; +11], rapresented with fixed point
14 -- Need for 1 bit for integer, last 15 bit for float
15 -- rapresentation
16 -- Reach the LSB method
17 --
18 -- LSB(in) = (11)/(211 - 1) =
19 --           0.00537371763556424035173424523693
20 -- LSB(out) = (1)/(215 - 1) =
21 --           3.0518509475997192297128208258309e-5
22 -- inputs -> [-11, +11]
23 -- outputs -> [0, 1]
24 -- Q(f(x)) = round(f(x)/LSB(out))*LSB(out)
25 --
26 -- What to store in the lut? round(f(x)/LSB(out)) for x in
27 -- [0; 2047]*LSB(in)
28
29 architecture rtl of sigmoid_lut_2048 is
30 type LUT_t is array (natural range 0 to 2047) of integer;
31 constant LUT: LUT_t := (
32 0 => 16384,
33 1 => 16428,
34 ...
35 2046 => 32766,
36 2047 => 32766
37 );
38
39 begin
40 dds_out <= std_logic_vector(TO_SIGNED(LUT(TO_INTEGER(unsigned
41 (address))),16));
42 end rtl;

```

### 3.6.1 Lut generation code

```

1  """
2  LSB(out) = (1)/(215 - 1) =
3           3.0518509475997192297128208258309e-5
4  LSB(in) = (11)/(211 - 1) =
5           0.00537371763556424035173424523693

```

```

4
5 What to store in the lut? round(f(x)/LSB(out)) for x in [0;
  2047]*LSB(in)
6 """
7
8 import math
9
10 #Calculate lsb of x (16 bits) and f(x) (12 bits)
11 lsb_out = (1)/(2**15 - 1)
12 lsb_in = (11)/(2**11 - 1)
13 result = ""
14
15
16 for x in range(0, 2048):
17     f_x = (1)/(1 + math.exp(-(x*lsb_in)))
18     lut = round(f_x/lsb_out)
19
20     #Generate lut entries for every x
21     result += str(x) + " => " + str(lut) + ",\n"
22
23 print(result)
24

```



## 4 — Test Plan

## 5 — XILINX VIVADO Report

## 6 — Conclusion