Basic Computer Organization and Design

Computer Organization & Architecture - MODULE 3 PART 2

Instruction Cycle

Instruction Cycle

- A program consists of a sequence of instructions is executed in the computer by going through a cycle for each instruction.
- Each instruction cycle in turn is subdivided into a sequence of subcycles or phases
- They are
 - a. Fetch an instruction from memory.
 - b. Decode the instruction.
 - c. Read the effective address from memory if the instruction has an indirect address.
 - d. Execute the instruction.
- Upon the completion of step 4, the control goes back to step 1 to fetch, decode, and execute the next instruction.
- This process continues indefinitely unless a HALT instruction is encountered.

Fetch & Decode

- Initially, the program counter PC is loaded with the address of the first instruction in the program.
- SC is cleared to 0, providing a decoded timing signal T0.
- After each clock pulse, SC is incremented by one, so that the timing signals go through a sequence T0, T1, T2, and so on.
- The microoperations for the fetch and decode phases are
 - T_0 : AR \leftarrow PC
 - T_1 : IR \leftarrow M [AR], PC \leftarrow PC+1
 - T_2 : D0,..., D7 \leftarrow Decode IR(12–14), AR \leftarrow IR(0-11), I \leftarrow IR(15)


Fetch & Decode

- During T_0 the address is transferred from PC to AR.
- At T_1 The instruction read from memory is placed in the instruction register IR and PC is incremented by one to prepare it for the address of the next instruction.
- At time T2, the op-code in IR is decoded, the indirect bit is transferred to flip-flop I, and the address part of the instruction is transferred to AR.
- Note that SC is incremented after each clock pulse to produce the sequence T_0 , T_1 , and T_2 .

Determine the Type of Instruction

- During time T3, the control unit determines the type of instruction that was just read from memory.
- Memory Reference Instructions
 - o If D7=0, the op-code will be 000 through 110
 - \circ If D7 =0 and I =1 memory reference instruction with an indirect address.
 - The micro-operation for the indirect address condition can be symbolized by $AR \leftarrow M$ [AR].
- Register Reference or I/O Instructions
 - If $D_7 = 1$ and I = 0 Register Reference Instruction.
 - If $D_7 = 1$ and I = 1 I/O Instruction.

- The three instruction types are subdivided into four separate paths.
- The selected operation is activated with T_3 .
 - D7' IT₃: AR \leftarrow M[AR].
 - o D7' IT₃: Nothing.
 - D7 I'T₃: Execute a register-reference instruction.
 - D7 IT₃: Execute an input–output instruction.



Memory Reference Instruction

Memory Reference Instruction

Memory reference instructions performs operation with memory operand.

15	14	12	11	0
_	Ор	code	Address	

- Execution of memory reference instruction starts with timing signal T_4 .
- There are 7 memory instruction.

Symbol	Operation decoder	Symbolic description				
AND ADD LDA STA BUN BSA ISZ	$egin{array}{c} D_0 \ D_1 \ D_2 \ D_3 \ D_4 \ D_5 \ D_6 \ \end{array}$	$AC \leftarrow AC \land M[AR]$ $AC \leftarrow AC + M[AR], E \leftarrow C_{\text{out}}$ $AC \leftarrow M[AR]$ $M[AR] \leftarrow AC$ $PC \leftarrow AR$ $M[AR] \leftarrow PC, PC \leftarrow AR + 1$ $M[AR] \leftarrow M[AR] + 1,$				
		If $M[AR] + 1 = 0$ then $PC \leftarrow PC + 1$				

AND to AC

- Performs AND logic operation on pairs of bits in AC and the memory word specified by effective address.
- The result of operation is transferred to AC.
- D_0T_4 : DR \leftarrow M [AR] D_0T_5 : AC \leftarrow AC $^$ DR, SC \leftarrow 0

ADD to AC

- Adds the content of the memory word specified by the effective address to the value of AC.
- Sum is transferred to AC and output carry C_{out} is transferred into E (Extended accumulator flipflop)
- D_1T_4 : DR \leftarrow M [AR] D_1T_5 : AC \leftarrow AC $^$ DR, E \leftarrow C_{out}, SC \leftarrow 0

LDA: Load to AC

- Transfers the memory word specified by the effective address to AC.
- D_2T_4 : DR \leftarrow M [AR] D_2T_5 : AC \leftarrow DR, SC \leftarrow 0

STA: Store to AC

- Stores the content of AC into the memory word specified by the effective address.
- D_3T_4 : M [AR] \leftarrow AC, SC \leftarrow 0

BUN: Branch Unconditionally


- Transfers the program to the instruction specified by the effective address.
- D_4T_4 : PC \leftarrow AR, SC \leftarrow 0

ISZ: Increment and Skip if Zero

- Increments the word specified by the effective address, and if the incremented value is equal to 0, PC is incremented by 1 in order to skip the next instruction in the program.
- D_6T_4 : DR \leftarrow M [AR] D_6T_5 : DR \leftarrow DR+1 D_6T_6 : M [AR] \leftarrow DR, if (DR 0) then (PC \leftarrow PC 1), SC \leftarrow 0

BSA: Branch and Save Return Address

- Used for branching to a portion of the program called a subroutine or procedure.
- It stores the address of the next instruction into a memory location specified by the effective address.
- The effective address plus one is transferred to PC to serve as the address of the first instruction in the subroutine.
- D_5T_4 : M [AR] \leftarrow PC, AR \leftarrow AR + 1 D_5T_5 : PC \leftarrow AR, SC \leftarrow 0



(a) Memory, PC, and AR at time T_4

(b) Memory and PC after execution



Register Reference Instructions

- It specifies an operation on or test of the Accumulator.
- An operand from memory is not needed.
- So bits 0-11 bits the operation to be executed.
- They are recognized by the control when $D_7 = 1$ and I = 0.
- Execution start with the timing signal T₃.
- Each control function needs the Boolean relation D_7IT_3 and is represented by the symbol r.
- By assigning the symbol B, to bit i of IR(0-11), all control functions can be simply denoted by rBi.

 $D_7I'T_3 = r$ (common to all register-reference instructions) $IR(i) = B_i$ [bit in IR(0-11) that specifies the operation]


	r:	$SC \leftarrow 0$	Clear SC
CLA	rB_{11} :	$AC \leftarrow 0$	Clear AC
CLE	rB_{10} :	$E \leftarrow 0$	Clear E
CMA	rB_9 :	$AC \leftarrow \overline{AC}$	Complement AC
CME	rB_8 :	$E \leftarrow \bar{E}$	Complement E
CIR	rB_7 :	$AC \leftarrow \text{shr } AC, AC (15) \leftarrow E, E \leftarrow AC (0)$	Circulate right
CIL	rB_6 :	$AC \leftarrow \text{shl } AC, AC(0) \leftarrow E, E \leftarrow AC(15)$	Circulate left
INC	rB_5 :	$AC^* \rightarrow AC + 1$	Increment AC
SPA	rB_4 :	If $(AC(15) = 0)$ then $(PC \leftarrow PC + 1)$	Skip if positive
SNA	rB_3 :	If $(AC(15) = 1)$ then $(PC \leftarrow PC + 1)$	Skip if negative
SZA	rB_2 :	If $(AC = 0)$ then $PC \leftarrow PC + 1)$	Skip if AC zero
SZE	rB_1 :	If $(E = 0)$ then $(PC \leftarrow PC + 1)$	Skip if E zero
HLT	rB_0 :	$S \leftarrow 0 \ (S \text{ is a start-stop flip-flop})$	Halt computer

Input and Output Communication


Input-Output Communication

- A computer can serve no useful purpose unless it communicates with the external environment.
- Instructions and data stored in memory must come from some input device.
- Computational results must be transmitted to the user through some output device.
- To demonstrate the most basic requirements for input and output communication, we will use as an illustration a terminal unit with a keyboard and printer.


- Terminal sends and receives information (eight bits of an alphanumeric code).
- The serial information from the keyboard is shifted into the input register INPR.
- The serial information for the printer is stored in the output register OUTR.
- Both INPR and OUTR consists of eight bits.




- INPR and OUTR communicate with a communication interface serially and with the AC in parallel.
- The transmitter interface receives serial information from the keyboard and transmits it to INPR.
- The receiver interface receives information from OUTR and sends it to the printer.



- The 1-bit input flag FGI is a control flipflop.
- The flag bit is set to 1 when new information is available in the input device and is cleared to 0 when the information is accepted by the computer.
- Initially, the input flag FGI is cleared to 0.
- When a key is struck, an 8-bit code is shifted into INPR and FGI is set to 1.
- When another key is striked, the computer checks the flag bit; if it is 1, the information from INPR is transferred to AC and FGI is cleared to 0.



- Initially, the output flag FGO is set to 1.
- The computer checks the flag bit; if it is 1, the information from AC is transferred in parallel to OUTR and FGO is cleared to 0.
- The output device accepts information, prints the corresponding character, and when the operation is completed, it sets FGO to 1.
- The computer does not load a new character into OUTR when FGO is 0. (Busy printing)



Input-Output Instructions

- Needed for
 - transferring information to and from AC register.
 - o for checking the flag bits.
 - for controlling the interrupt facility.
- Recognized by the control when $D_7 = 1$ and I = 1.
- The remaining bits(0-11) of the instruction specify the particular operation.
- Executed with the clock transition associated with timing signal T3.
- Each control function needs a Boolean relation D_7IT_3 , and is represented by the symbol p.
- By assigning the symbol Bi to bit i of IR, all control functions can be denoted by pB_i for i = 6 through 11.

Input-Output Instructions

```
D_7IT_3 = p (common to all input-output instructions)

IR(i) = B_i [bit in IR(6-11) that specifies the instruction]
```

	<i>p</i> :	$SC \leftarrow 0$	Clear SC
INP	pB_{11} :	$AC(0-7) \leftarrow INPR, FGI \leftarrow 0$	Input character
OUT	pB_{10} :	$OUTR \leftarrow AC(0-7), FGO \leftarrow 0$	Output character
SKI	pB_9 :	If $(FGI = 1)$ then $(PC \leftarrow PC + 1)$	Skip on input flag
SKO	pB_8 :	If $(FGO = 1)$ then $(PC \leftarrow PC + 1)$	Skip on output flag
ION	pB_7 :	$IEN \leftarrow 1$	Interrupt enable on
IOF	pB_6 :	$IEN \leftarrow 0$	Interrupt enable off

Program Interrupt

Need for Interrupt

- In basic case (Programmed control transfer), the computer keeps checking the flag bit, and when it finds it set, it initiates an information transfer.
- This type of transfer is inefficient because of the difference of information flow rate between the computer and that of the input–output device.
- The computer is wasting time while checking the flag instead of doing some other useful processing task.

Program Interrupt


- An alternative to the programmed controlled procedure is to let the external device inform the computer when it is ready for the transfer.
- In the meantime the computer can be busy with other tasks.
- This type of transfer uses the interrupt facility.
- While the computer is running a program, it does not check the flags.
- When a flag is set, the computer is interrupted from proceeding with the current program.
- The computer stops what it is doing to take care of the input or output transfer.
- It then returns to the current program to continue what it was doing before the interrupt

Program Interrupt

- The interrupt facility can be enabled or disabled by a flip-flop IEN.
- The interrupt enable flip-flop IEN can be set and cleared with two instructions (IOF, ION).
 - When IEN is cleared to 0 (with the IOF instruction), the flags cannot interrupt the computer.
 - When IEN is set to 1 (with the ION instruction), the computer can be interrupted.
- An interrupt flip-flop R is included in the computer to decide when to go through the interrupt cycle.
- So the computer is either in an instruction cycle or in an interrupt cycle.


Interrupt Cycle

- When R = 0, the computer goes through an instruction cycle.
- During the execute phase IEN is checked. If it is 0, control continues with the next instruction cycle.
- If IEN = 1, control checks the flag bits. If both flags are 0, control continues with the next instruction cycle.
- If either flag is set to 1 while IEN = 1, R is set to 1 and control goes to an interrupt cycle.



Interrupt Cycle

- The interrupt cycle is a hardware implementation of a branch and save return address operation.
- The return address in PC is stored in a specific location. (Here address 0)
- Control then inserts address 1 into PC and clears IEN and R so that no more interruptions can occur until the interrupt request serviced and flag has been set.
- Micro-operations
 - RT₀: AR \leftarrow 0, TR \leftarrow PC
 - RT₁: M [AR] \leftarrow TR, PC \leftarrow 0
 - RT₂: PC \leftarrow PC 1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0




Design of Basic Computer

Design of Basic Computer

The basic computer consists of the following hardware components:

- 1. A memory unit with 4096 words of 16 bits each.
- 2. Nine registers: AR, PC, DR, AC, IR, TR, OUTR, INPR, and SC.
- 3. Seven flip-flops: I, S, E, R, IEN, FGI, and FGO.
- 4. Two decoders: a 3x8 operation decoder and a 4x16 timing decoder.
- 5. A 16-bit common bus.
- 6. Control logic gates.
- 7. Adder and logic circuit connected to the input of AC.

Design of Basic Computer



Control Logic Gates

- The inputs to this circuit come from
 - two decoders
 - I flip-flop
 - bits 0 through 11 of IR.
- The other inputs to the control logic are
 - AC bits 0 through 15 to check if AC =0
 and to detect the sign bit in AC(15)
 - DR bits 0 through 15 to check if DR= 0
 - The values of the seven flip-flops.

- The outputs of the control logic circuit are
 - Signals to control the inputs of the nine registers
 - Signals to control the read and write inputs of memory
 - Signals to set, clear, or complement the flip-flops
 - Signals for S_2 , S_1 , and S_0 to select a register for the bus
 - Signals to control the AC adder and logic circuit

Control of Registers and Memory

- The control inputs of the registers are LD (load), INR (increment), and CLR (clear).
- Eg: To derive the gate structure associated with the control inputs of AR.

Find all the statements that change the content of AR

R'T₀: AR
$$\leftarrow$$
 PC
R'T₂: AR \leftarrow IR(0-11)
D₇'IT3: AR \leftarrow M [AR]
RT₀: AR \leftarrow 0
D₅T₄: AR \leftarrow AR + 1

The control functions can be combined into three Boolean expressions as follows

$$LD(AR) = R'T_0 + R'T_2 + D_7'IT_3$$

$$CLR(AR) = RT_0$$

$$INR(AR) = D_5T_4$$

Control of Common Bus

- The 16-bit common bus is controlled by the selection inputs S_2 , S_1 , and S_0 .
- The decimal number shown with each bus input specifies the equivalent binary number that must be applied to the selection inputs in order to select the corresponding register.
- For example, when $x_1 = 1$, the value of $S_2S_1S_0$ must be 001 and the output of AR will be selected for the bus.

	Inputs						Outputs			Register selected
x_1	x_2	x_3	\mathcal{X}_4	x_5	x_6	x_7	S_2	S_1	S_0	for bus
0	0	0	0	0	0	0	0	0	0	None
1	0	0	0	0	0	0	0	0	1	AR
0	1	0	0	0	0	0	0	1	0	PC
0	0	1	0	0	0	0	0	1	1	DR
0	0	0	1	0	0	0	1	0	0	AC
0	0	0	0	1	0	0	1	0	1	IR
0	0	0	0	0	1	0	1	1	0	TR
0	0	0	0	0	0	1	1	1	1	Memory

Control of Common Bus

The Boolean functions for the encoder are

$$S_0 = X_1 + X_3 + X_5 + X_7$$

$$S_1 = X_2 + X_3 + X_6 + X_7$$

$$S_2 = X_4 + X_5 + X_6 + X_7$$

- To determine the logic for each encoder input, it is necessary to find the control functions that place the corresponding register onto the bus.
- For example, to find the logic that makes $x_1 = 1$, we scan all register transfer statements in and extract those statements that have AR as a source.


$$D_4T_4$$
: PC \leftarrow AR
 D_5T_5 : PC \leftarrow AR
Therefore, the Boolean function for x_1 is, $x_1 = D_4T_4$ D_5T_5

In a similar manner we can determine the gate logic for the other registers.

Design of Accumulator Logic

Design of Accumulator Logic

- The adder and logic circuit has three sets of inputs.
 - 16 inputs comes from the outputs of AC.
 - 16 inputs comes from the data register DR.
 - eight inputs comes from the input register INPR.
- The outputs of the adder and logic circuit provide the data inputs for the register.



Design of Accumulator Logic

• In order to design the logic associated with AC, extract all the statements that change the content of AC.

```
D_0T_5: AC \leftarrow AC ^DR

D_1T_5: AC \leftarrow AC + DR

D_2T_5: AC \leftarrow DR

pB_{11}: AC(07) \leftarrow INPR

rB_9: AC \leftarrow AC

rB_7: AC \leftarrow shr AC, AC(15) \leftarrow E

rB_6: AC \leftarrow shl AC, AC(0) \leftarrow E

rB_{11}: AC \leftarrow 0

rB_5: AC \leftarrow AC + 1
```

From this list we can derive the control logic gates and the adder and Logic circuit.