Sample and hold circuit it

A Sample and hold cht Samples an input signal and holds on to îts last Sampled value voilil the input Sampled again, This. type of ckt & very useful in digital interfacing and analog to digital and pulse code modulation. Systems. An n-channel E-MOSFET is used as a Switch and is controlled by a control Voltage Vc . Which is connected to gate of E-MosfEI, the ip signal vi to be sampled is applied at drain. The capacitor C Stores

the charge. n-channel E-MOSFET 2 - Voltage follower op-Amp ckts are 4=VP Resent When v, - positive. voltage E MOSFET twins ON. (short circulal pats) = Control Voltage Capacitos charge to a maximum value of input Voltage with a time constant RC = (Ro + Yds)C Ro- OIP resistance of voltage

follower A1

VDS - Resistance of MOSFET Whenon

.. No = Vi (-: 12 is voltage follower Vo = Vi) vi - Voltage acrono

When ve - OPF D'volk


E-MOSFET turns to OFF.

from Now Capacitor facing high input impedence 0 A and hence Cannot discharge. The Capacitor holds the vol across it.

-> the time period diving which voltage across Capacitor & equal to input voltage is called Sampling period (7:).

-> The time period dwing which the voltage across the aparty is held constant is called hold period (CTH).

-> The frequency of control voltage should be kept higher than (at least twice) the input so as to sichive the input from output




using diodes:

in order of circuit Which rectifies the input signal

uv is Called Bucasion diode.

n simple Voltage dividen circuit with a diode at output.

$$A = \frac{V_{OA}}{V_i}$$
 =>  $V_{OA} = V_i^* A$ .  
generally gain  $A = 10^3$ .



$$V_{OA} = 10^{8} \text{ U};$$

$$V_{i} = 10^{8} \frac{\text{VoA}}{10^{3}} \Rightarrow \text{U}_{i} = \frac{\text{O.7}}{10^{3}}.$$
cutt in voltage of a diade

Vi = D.7mV, OL 700UV.

also susponde for a small voltages in diode The Pucision & Can order of m 4 er volts.

Applications:

- (1) Precision half wave sutifies
- (11) Bucision full wave succified.
- (111) Peak detector
- (iv) clippeous.
  - (V) clampers.

is Precision Half wave subifier 1.

Precision half wave rectified conducts any one of the cycle.


The circuit supresents an inveiting Amplifier with two diodes


DI and De here Resistors RI = Rf.

is When positive half cycle is applied. Up. then  $O_A = -0^{\circ}$  (-: inverting Amplifier)

D2 - OFF (: -ve Voltage > D1 - ON

is applied at anode of D2).






(30)

3 (bA = +Up.

DI-OFF (: - Ve Expply Voltage is give to Positive terminal of Diode Dr. so, diode do not conducts).

D2-0N.

$$V_{OA} = +V_i$$
  $\Rightarrow$   $V_O = +V_i^*$ 



(1) Precision full wave suchibien:

The input is Applied across the investing terminal of op-amp.

for easy Analysis

consider all the

Resistor Values avre up


equal.


casei

vi = +ve halb ycle.

D1 = ON ; D2 = OFF

then CKt becomes






R

Since voltage at Von 15 - up is applied to inveiling. Amplibier. Az
therefore old voltage Voz = tult. 2R Va. RA

Case (ii) !-

v; = -ve half-cycle.

D1-0FF; D2-ON.



$$\frac{V_1^2 - 0}{R} + \frac{V_0 - 0}{2R} + \frac{V_0 - 0}{R} = 0$$

$$3v_{\alpha} = 2v_{1}$$

$$v_{\alpha} = -\frac{2v_{1}}{3}$$

The Az op-amp amplifier acts as a non-inveiling amplific because the olp Voltage of A, op-amp is applied access non-

inveiting terminal of A2. And op-amp old

$$\mathcal{Q}_0 = \left(1 + \frac{R_f}{R_I}\right) \mathcal{Q}_{\alpha}.$$

$$= \left(1 - \frac{R}{2R}\right) - \frac{2}{3} 0^{\circ}$$

$$= \left(\frac{3}{2}\right)\left(\frac{2}{3}\right)y_1$$

$$\int v_0 = -y_1$$

 $= \left(\frac{3}{2}\right)\left(\frac{2}{3}\right)V_{1}$   $V_{0} = -V_{1}$   $0|p \text{ Voltage } V_{0} = -(-V_{1})$ 

leax detector 1-

 $v_o = v_i$ 


The peak detector is used to detect the Highest Peak of the Input highest peak voltage signal value is stored on a Capacitoi. if Nent higher peak comes along then MOSFET 1 the New Value is stored otherwise the value of Capacitor remains Constant (i.e., dicharging time of capacitor) Switch P -> When input vo Exceeds Voltage across Capacitor Vc the

diade is forwardbray. Then clot acts as an voltage follower

drops below ve, the diode is reverse bias and apacitor input voltage again allains a Same ved charge till

greater thom ve,

The Capacitor Voltage is made zero by placing a leaking MOSFET Switch across it



Application!

of Text and measurement Prostrumentation.

- Amplitude modulation (AM) communications.

-A Precision diode may also be used to clip-off a ceitain portion Chipper -

of the Ip signal to obtain a desired output woweform.

Positive clipper 1-

The clipping level is determined

by the sufference Voltage Vref and

could be Obtained from the

Positive Supply voltage Vt. The CKt

supresents an voltage follower cut (Vo=Vi) Case(1)

When Vrep is positive. The olp at von = Vi.


ilp voltage Voc Vref then Diode D


ON.

therefore output voltage


Vi > Vref the Dioded is OFF

olp Noltage





Case(i)]-When Vref is Negotive Supply. Similarly vef = -Ve. Vref >Vi then Diode D is ON! - Vref Viet < 0; Dis DFF Negative clippedthe Megalive clipper ckt is obtained simply by placing The input is applied across the Non-inveiling terminal. (asein !-When Vief is positive. Vi > Vref - then dioch is on. ( 00 = 0; ); Similarly vi < Vref Casedy 1-When Vret is Negative. N. J. +O! Vi 7 Pref D'ode is ON Ui = - Vi (Negotive cycle). Vi < Vref Vo = 0



Olp WIF When Vref is - Ve.

en is also known as de inscriber (or) restorer. The circuit is add a desired de level -10 the output voltage.

output is clamped to a desired de level.

Tif clamped de level is positive, it is called positive clamper.

7 if clamped de level is Negative, then it is called Negative clamper.

Positive clamping circuit

-> The input signal vie is applied vi at inverting terminal.

> The suference voltage(Vref) = is applied at the lipterminal.


> for positive Vret the voltageatly is also \$10KD. Positive, so that the diode is forward biased. The circuit operates as a voltage follower therefore output voltage

Vo = + Vref gan go (100 - 12 d llgm) gol Now consider ac input signal  $v_i = v_m$  sinust. During negative halt eycle of vi, diode D conducts. The Capacitor CI charges through diode D 10 a Negative peak voltage mo

During the positive half cycle of Vi diode D is suverise blased the Capacitor voltage remains constant (Vm1. Since Vm is in service with

in put voltage - then output voltage is given as

Vo = Vm + Vref + Vin.



Negalive peak clamping Negative clampes ckt: Negalive peak clamper is obtained C1 4.7×2 by sieversing the Diode p and a negative reference voltage -Vref . The Resistor R is Placed to protect the op-amp against Excervive dischange Coordents from Capacitor C1 when Supply Voltages acce Switched off. lather Vi is positive half cycle. no = nw. (D is ON) When Vi is Megalive halt cycle Vo = Vm-Vi-Vret ( Capacito, Voltage remains Constant)

los and a-d: