Code Generation

Code Generation is the final phase in the prousof compilation. It takes intermediate code as an input and generation target Machine Code as output. The position of code generator in compilation prouss is illustrated by tollowing fig.




Fig: Position of code Generator un compiler.

Basically Code generation is a procus of creating assembly lauguage /machine lauguage statements which will perform the operations specified by the Source program when they run.

Vanious proporties desired by an object code generation phase are or

- * Correctness: It should produce a correct Code and not alter the purpose of source code.
- *] High Quality: It should produce a high quality object code.
- *] Efficient use of Resources of the Target Machine:

while generating the code it is necessary to know the target machine on which it is going to get generated.

By this the code generation phase can make an efficient ux of presource of the tanget machine. For instance memory utilization while allocating the pregisters or utilization of arithmetic logic unit while performing the arithmetic logic unit while performing the arithmetic operations.

34

ha

A

feature of code generation of this eithe most cluisted feature of code generation phase. It is necessary that the code generation phase should produce the code Quickly after compiling the source program.

Issues un the Design of a code generator.

The most remportant criterian for a code generator is that it produce correct Code.

Input to the code Generator.

The input to the Code generator is the intermediate representation of the source program produced by the front end along the information in the Symbol table that is used to determine the run time addresses of the data objects denoted by the names in the IR.

The Many Choices for IR include

*I Three -address representations such as quadruples triples and indirect triples.

*] Virtual machine representation such as byte codes and stack machine Code.

*] Linear representations such as post-fix notation.

*] Graphical representations such as syntax trees and DAG.

į.

That all the syntatic and static semantic errors have been detected, that the necessary type checking has taken place, and that type Conversion operators have been insented whenever necessary. The code generator can therefore proceed on the assemption that input is tree of three kinds of errors.

The Target Program

The Instruction set architecture of the target machine has a significant empact on the difficulty of Consmicting a good code generator that produces high quality machine code. The most common target-machine architectures are RISC (Reduced Instruction set Computer) and Stack based.

*] A RISC machine typically has many registers, three-address enstructions, simple addressing modes and a Relatively simple enstruction. Let architecture.

*] A CISC machine typically has few registers, twoaddress instructions, a variety of addressing modes,
Several register class, vaniable-length instructions and
instructions with Side effects

If a stack based machine goponations are done by pushing operands onto a stack and then portorning the operations on the operands at the top of the Stack.

10

Producing an orbsolute machine-language program as output has the advantage that it can be placed in a fixed location in memory and immediately executed. Program can be compiled and executed quickly.

Instruction Selection:

The nature of the Eustructron set of the target machine has a strong effect on the difficulty of Enstruction subscript of Enstruction set are important factors. If the target machine does not support each data type in a centiform manner, then each exception to the general rule oriquires special handling on some machine for Example, floating point operations are done using superate originates.

Instruction speeds and machine idioms are other other emportant factors. If we do not care about the efficiency of the target program, enstruction selections is straight forward.

For each type of three-address statement, we can disign a code skeleton that defines the twiget code to be generated for that construct.

For example, every three-address statement of the form X = Y + Z, where X = Y + Z, where X = Y + Z and Z are statically allocated, can be translated into the code sequence.

This strategy often produce redundant loads and stores.

For Example, the Sequence of 3-Address statements.

$$a = b + c$$

d= a+e

would be translated into

LD Ro, b
$$//$$
 Ro = b

ADD Ro, Ro, C $//$ Ro = Ro + C

ST a , Ro $//$ a = Ro

LD Ro, a $//$ Ro = a

ADD Ro, Ro, e $//$ Ro = Ro + e

ST d , Ro $/$ d = Ro

Here the fourth statement is redundant since it loads a value that has just been stored.

The Quality of the generalid code is usually determined In by it speed and size

For Example , if the target machine has an "increment" instruction (INC), then the three -Addrew statement a=a+1 may be implemented more efficiently by the Single instruction INC a, rather than by a more obvious sequence that loads a into negister, adds one to the register and then stores the result back sento a.

LD Ro, a //Ro = aADD Ro, Ro, #1 //Ro = Ro + 1ST a, Ro //a = Ro.

Register Allocation:

A key problem en code generation is deciding what Values to hold &n what Registers. Registers are the fastest Computational unit on the target machine, but we usually do not have enough of them to hold all values. Values not held in registers need to reside in memory.

Instructions Envolving registers operands are Invaviably shorter and faster than those envaving operands in memory, so efficient utilization of registers is particularly important.

- the use of registers les often subdivided into 2 subproblems.
- Degister Allocation: During Register Allocations, select appropriate set of variables that will neside in registers.
- a) Register Assignment: Dwing Register Assignment oprek up the specific negister in which Corresponding variable will reside.

Certain machine require register pairs such as even odd numbered registered for some operands and results.

Example: The multiplication instruction is of the form

MUL X, Y

where x, the multiplicand, is the even register of an even/odd register pair and Y, the multiplier, is the odd register. The product occupies the entire even lodd register pair.

The Division Enstruction is of the form

DIV X9 Y

where the dividend occupies an even odd register pain whose even register is x, the divisor is y. After division, the even register holds the remainder and the odd register quotient.

For example in JBM systems integor multiplication orequires register pair.

Ng

Consider the address code.

The efficient machine code sequence.

ADD Riga

ADD Rigb

MUL RigC

DIV Rigd

5] Evalution Order:

The evalution order is an emportant factor in generating an efficient target code. Some order orequires his number of registers to hold the intermediate oresults than the others. Picking up the best order is one of the difficulty in code generation. Mostly, we can avoid this problem by referring the order in which the three address code is generated by semantic action.

Address in Target Code:

For disigning the good cade generator it is necessary to have prior knowledge of target machine and Eustruction set used for this target machine.

In this chapter we will assume that the target machine code is a register machine like minacomputers. Specifically tollowing assumptions are made of code generation.

*] we will assume that in the target computer addresses are given in bytes and four bytes form a word.

I There are n general purpose registers Roger. ... Rn-1.

In the two address enstruction es of the form op Source Destination.

where OP és an opcode and source and destrations are data fields.

for enclance !

Mor - Moves from source to destination.

ADD - Add source to destination.

SUB - substracts source from distination.

The source and destination are specified by registers and memory locations.

The addressing modes used are as follows:

we

Addrewing	Form	Address	Added
Absolute	М	М	1
Register R Indexed C(R)		R	0
		C+ Contents(R)	1
Indirect	* R	Contents (R)	Ø
Register Indirect *C(R)		Contents (C+ Contents (R))	1
Literal	#c	C	1

éf we have absolute or register addressing mode we can use M or register for source or dutination.

For Example:, the instruction Mov RI, M Stores the Contents of Registers RI ento memory location M.

For the indexed addressing mode the address offset c from the value of legisters lo can be written as

MOV I(RI), M

means It (tores the value conte to (7+ wontents (PI)) to the memory location M.

The Indirect address endecates by *
For the Enstruction Mov *7(Ro), M

It store the value contents (contents (7+ contents (Ro))) to the memory location M.

In the Literal addressing mode the source becomes constant.

For Eg: MOV #5, RO.

By this Enstruction we can store the Constant 5 ento register Ro.

Cost of Instruction:

The Instruction cost can be computed as one plus cost associated with the source and destination addressing modes given by "added cost".

Instruction	cost	Interpretation
mov RogRi	1	Cost of register mode = 1+0 =:
MOV RI, M	2	use of Memory Variable 1+1=2
CUB 5(Ro),	3	1 + use of First Constant
	×	+ use of second constant = 3

The Instruction Mov Ro, RI moves the constant of Register Ro unto register RI. This instruction has a cost of one because no additional momony words are nequired.

The instruction MOV RI, M moves the Content of register RI Ento the momony allocation M. The cost is two since the address of memory location M is in the word tollowing the susmetion.

The instruction SUB 5(Ro),* 10(R1) substracts the Content (5+Ro) with the contents (contents (10+Contents (R1))). The cost is three the constant 5 and 10 stored in the word following the instruction.

[] Compute the cost of following set of instructions.

MOV a, Ro, B

MOV Ro, C

For Enstruction

Mov a, Ro

1 1 0

Cost of Instruction Cost of Cost of Memory Register location

Nov a, Ro \rightarrow Cort = 1+1+0 = 2

P9-12

gimédlarly

Y

11114

The cost of this Enstruction set is 6 because

Mov a, Ro 2

ADD Ro, b 2

Mov Ro, C 2

Total cost = 6

2] Compute the cost of following set of Bustructions

Moy *RI, *RO

ADD * R2, * RO

For the Enstruction

MOV XRI , * RO

cost = 1 + 0 + 0 = 1

ADD *Re, * Ro

Cost = 1 + 0 + 0 = 1

The

The cost of this set is 2 because

MOV # R1 , # R0 1

ADD 489 9 * RO 1

Total cost = 2

3] Consider the tollowing code sequence

) MOUB, RO

ADD Ro, C

MOV Ro, A

for instruction MOV B, RO

1 1 0

Cost of Inst- Cost of cost of ruction Memory register Location

". MOV B, RO -> COSt = 1+1+0 = 2

1114 for instruction ADD Rog C

L J J

1 0 1

Cost of Cost of Cost of

Instruction Register Memory Location

?. ADD Rog C -> Cost = 1+0+1 = 2

```
The cost of Instruction set is 6 because
            MOV B, A 3
             ADD AIC
             Total cost = 6
[iii]
    LD RO, Y
     LD
        RIgZ
     ADD Ro, RI
     ST X, Ro
   for enstruction LD lo, y

Cost of

Cost of

Cost of

Antrockin

Register Memory Location
         :. LD Rog Y > Cost = 1+0+1 = 2
    for ensuction
                          RI 9 Z
                     LD
                 Cost of Cost of
                  Instruction Register memory location
             .: LD RI, Z -> COSt = 1 +0+1 = 2
    for enstruction ADD RogRI
```

. . ADD Ro, RI -> CONT = 1+0+0 = 1

for instruction MOV RO, A

1 0 1

(0)1- Of Cost of Monony
Austruction Regisks Location

.. MOV Ro, A -> cost = 1+0+1

The cost of the gustnection set is 6 because

Mov R, Ro 2

ADD lo, c 2

MOV Ro, A 2

Total cost = 6

[ii] MOV B, A

ADD A, C

for Instruction Mov B, A

1 1 1

Cost of Cost of Cost of

Anstruction memory reconney

location location

1. MOV B , A \rightarrow COST = 3+1+1=3[III'Y for further ADD A , C

ADD A, C

.. to ADD A, C -> Cost-= 1+1+1=3

for instruction	ST	× ,	Ro
	T	T	1
	۵	1	0
١٠٥١	tor the	Cost for	cost for
Aust	niction	the memo location	-

. Total cost of the Instruction set is because

LD Ro, Y 2

LD Ri, Z 2

ADD Ro, Ri 1

ST
$$\times$$
, Ro 2

Total cost = 4

Basic Blocks and Flow Graphs:

Basic Blocks

Our first job is to partition a sequence of three address senstructions into basic blocks. We begin a new basic block with the first senstruction and keep adding senstruction until we meet either a jump, a conditional jump of a label on the following senstruction

Algorithm :-

Partition three address ensmuctions ento basic blocks.

INPUT: A sequence of three address enstructions.

OUTPUT: A list of the basic block for that sequence in which each instruction is assigned to exactly one basic block.

- 1. The First Three-address unstruction in the intermediate Code is a leader (The first statement is a Leader).
- 2. Any Instruction that is the target of a conditional or unconditional jump is a leader.
- 3. Any unstruction that immediately follows a conditional or unconditional jump is a leader.

Consider the Source Code

is) alxi for 1 from 1 to 10 do tor j from 1 to 10 do ali,j] = 0.0;

6

(2)

for i from 1 to 10 do a[i,i] = 1.0;

Assume: width = 8, low,=1, low,=1, base=0 given : ni=10 , ng=10

$$a[i,j] = ((i*n2)+j)*w + (base - ((bow_1*n2)+bow_2))*w$$

$$= ((i*10)+j)*8 + (base - ((1*10)+1))*8$$

$$= (10i+j)*8 + base - 88$$

$$= (10i+j)*8 - 88$$

15] a[t6] = 1.0

(6) i=i+1

17) if 1/=10 goto (13)

Intermediate code to set a 10*10 matrix to an Identity matrix.

First, Insmiction 1 is a leader by rule (1) of algorithm to find the other leaders, we first need to find the jumps. In this example, there are 3 jumps, as conditions at instructions 9, 11, and 17.

By rule (2) the target of these jumps are leader, there are instructions 3, & and 13 respectively. Then By rule (3), each ienstructions following a jump is a leader, those are instruction to and 10.

we conclude that the leaders are instructions 1,2,3, 10,12 and 13.

$$\hat{j} = 1$$

B3
$$t_1 = 10 * ?$$
 $t_2 = t_1 + j$
 $t_3 = 8 * t_3$
 $t_4 = t_3 - 88$
 $j = j + 1$
 $i = i = 10$ go to B3

BU

Flow Graphs :-

Once an intermediate-code program is partitioned into basic blocks, we represent the flow of control between ithm by a flow graph.

The Modes of the flow graph are the basic blocks.

There is an edge from block B to block C if and only if it is possible for the first instruction in block C to immediately follow the last instruction in block B.

There are I ways that such an edge could be justified.

*] There is a conditional or unconditional jump from the

*] There is a conditional or unconditional jump from the. end of B to the beginning of C.

*] C immediatly follows B in the original order of the three address ienstructions and B dounot end in a unconditional jump




Fig: FLOW GRAPH

06 B.

Next use of Information

Loops

The next use of information is a collection of as the names that are useful for next subsequent statement of a sin a block.

The Use of a name is defined as tollows. Consider a stalement

$$x = f$$

 $\hat{J} = x \text{ op } y$

that means the statement if use value of x.

The Next-use conformation can be collected by making the back-ward scan of the programming code in that Specific block. Suppose the three address statement is a given below.

- 1. Altach to statement i the information currently found in the symbol table regarding the next use and liveness of x, y and z.
- 2. In the symbol table, set x to not live and no next use.
- 3. In the symbol table, set Y and z to live and the next we of Y and z to i.

Loops:

Loop és a collection of nodes un the flow graph such that

i] All such nodes are strongly connected. That means always there is a path from any node to any other node within that loop.

ii) The collection of nodes has unique entry. That means there is only one path from a node outside the loop to the node inside the loop.

iii] The loop that contains no other loop is called enner loop.

The Flow graph figure has three loops.

- 1. B3 by etself
- 2. B6 by itself
- 3. {B2, B3, B4}.

Q] write the three address code and Construct the basic block for the following program segment.

Sum = Sum + a [i]

The Three address code is as follows.

- 1 8cm = 0
- 3] [=0
- 3] t1=1*8
- 4) to = base 8 /x address of a */
- 5] t3 = t2[ti]
- 6] Sum = Sum + t3
- 1+1=3 [=
- 8] if i<=10 goto 3
- 9] goto 10
- 10]

First, find the leaders:


Statement (1) is a Leader

Statement (3) is a Leader

Statement (10) is a leader

Statement (9) is a leader

flow graph of the code is as follows:



basic blocks for the tollowing program Segment.

The Three address code is as follows

Statement 1 is a leader Statement 3 is a leader Statement 13 is a leader

flow graph:

Bo

t1 = 8 x ?

t2 = base - 8

t3 = t2[t1]

t4 = 8 * i

t5 = base - 8

t6 = t5[t4]

t4 = t3 * t6

Prod = prod + t4

i=i+1

éf i <= 10 goto Bo

\$3 Joto B4
B4

A Simple Code generators:

In this section, we shall consider an algoritm that generates Code for a single basic block.

It considers each 3-Address instruction in twin and keep track of what values are in what registers 20 et con avoid generating unnecessary loads and stores.

There are four principal use of registers.

- I en most machine architectures, some or all of the operands of an operation must be un registers un order to perform the operation.
- of a Sub expression.
- 3] Registers are used to hold global values that are computed in one basic block and used in other blocks.

For Example. A loop Index that is incremented going around the loop and is used several times within the loop.

A) Rogistere and often used to help with runtime storage management, for example, to manage the run-time stock, including the maintenence of stack pointers and possibly the top elements of the stack itself.

Register and Address Descriptors.

Example

Our Code generation algorithm coulidars each three meet address construction in turn and decide what loads are necessary to get the needed operands into registers.


After generating the loads, it generates the operation itself then, if there is a need to store the result into a memory location, it also generates that store

Registor Descriptors:-

For each available oregister, a oregister descriptor keeps track of the variable names whose current value in that register. Since we shall use only those registers that are available for local use within a basic block, we assume that ienitially, all register descriptors are empty. As the code generation progrem, each register will hold the value of Zero or more names.

Address Descriptor :-

tor each program variable, an address descriptor teep track of the location or locations where the current value of that Variable Can be found. The location might be a pregister, a memory address, a stack location



The Code - Generation Algorithm.

An Essential pant of the algorithm is a function get leg(I), which selects oregisters for each memory location associated with the three address Instructions I. Function get leg has access to the register and address discriptor for all the vaniables of the basic block.

Machine Instructions for operations :-

For a three address unstructions such as $X = Y + Z_0$ do the following:

- 1. Use get Reg (x=y+z) to select oregisters for $y \in Y$ and z Call there Rx, Ry and Rz.
- a. If y is not in Ry, then inve an instruction LD Ry, y where y' is one of the memory location of y.

3. Similarly ét z és not én Rz, ênue an énstruction g. To LD Rz, z', where z' és a location for Z.

4. Issue the instruction ADD Rx, Ry, Rz

Machine Instruction for Copy statements: Thorse is an important special case: a three address Copy statement of the form x=y.

negister for both x and y. If y is not already in that enegister Ry, then generate the machine intruction

Next store the register Ry Content ento a variable x
ST X, Ry

Managing Register and Address Descriptors:

At the Code generation algorithm issued loads, store and other machine instructions, it need to update the register and address descriptors. The rules are as follows.

- 1. For the intruction LD R, x
- a) change the register descriptor for register R so it holds only x.
- b] change the address duscriptor for x by adding register R as an additional location.

- descriptor for x to include alsown memory location.
- 3. For an operation such as ADD Rx, Ry, Rz amplementing a three-address unmuction x=Y+Z.
 - a] change the register descriptor for Rx so that it holds only X.
 - b] Change The address descriptor for x so that els only location is Rx.
 - [] Remove Rx from the address descriptor of any Variable other than X.
 - 4. when we process a Copy statement X=Y 9 after generating the load for Y into register RY

a) add x to the Register descriptor for RY.

b] change the address descriptor for x so that elso only location is ky.

Generate Code for the tollowing:

t = a - b

u = a - c

V= t + u

a = d

d = v + u

Three Address Code	Target Code Soquence	Register Descriptor	Address Descriptor Ge
		R1 R2 R3	abcdtuv abcd
t= a-b	LD RI, a LD R2, b SUB R2, RI, R2	a t	a, RibcdRa
u= a-c	LD R3, C SUB RI,R1,R3	U t C	a b c, R3 d R2 R1
V = t + u	ADD R3,R2,R1	u t v	a b C d R ₂ R ₁ R ₃
a=d	LD Ra,d	u and v	R2 b C d, R2 R1 R3
d = v+u	ADD RI,R3,RI	dav	R2 b c R1 R3
6 xif	ST a, R2 ST d, R1	dav	a, R2 b c d, R1 R3

Jennate the Code Sequence using Code generation algorithm for the following expression.

$$\omega = (A-B) + (A-C) + (A-C)$$

write the three address code for given expression.

Three Address	Tanget Code	Register	Address
Code	Sequence	Descriptor	descriptor
		R ₁ R ₂ R ₃	ABCWLITZT3 t4
ti = A-B	LD R1,A LD R2,B SUB R2,R1,R2	R ₁ R ₂ R ₃	A, R1 B C W R2
t2=A-c	LD R3, C SUB R1, R1, R3	ta t1 c	A B C1R3 W R2 R1
t3=t1+t2	ADD R3, R2, R1	t2 t1 t3	A B C W R2 R1 R3
t4 = t3+t2	ADD R2, R1, R3	t2 t4 t3	ABCWR1R3R2
w= t4	ST W, Ro	ta w t3	A B C W1R2 R1 R3

al Generate et code sequence using code generation algorithm for the tollowing expression.

$$x = (a-b) + (a+c)$$

$$x = t^3$$

Three Address	Target code	Register	Address
code	Sequence	Descriptor	Descriptor
			a b c x ti tx tx
t1 = a-b	LD Riga	7	
	LD Rz9b	10	
	ADD R3/R1/R2	a b ti	a, R, b, R, C X R3
t2 = a+c	LD R2, C		
	ADD RI, RI, RZ	ta b ti	$a b_1 R_2 C \times R_3 R_1$
t3 = t1+t2	ADD R2,R3,R1	ta ta ti	a b c x R ₃ R ₁ R ₂
X = t3	ST X9R2	ta x ti	a b c × 2 R2 R3 R1

Optimization of Basic Blocks.

we can often obtain a substantial improvement in the running time of code merely by performing local optimization within each block by itself.

The DAG Representation of Basic Blocks.

Many remportant techneques for local optimization begin by transforming a basic block cento a DAG (Directed Acyclic Graph), we construct a DAG for a basic blocks as follows.

- 1. There is a node in the DAG for each of the Enited values of the Variables appearing in the basic blocks.
- Q. There is a node N associated with each statement s within the block. The children of N age those nodes Corresponding to statement that are the last definitions, prior to 3, of the operands used by 3.
- 3. Node Nis labeled by the operator applied at s, and also attached to N is the list of variables for which it is the last definition within the block.
- 4. Certain nodes are designed output nodes. There are the nodes who se variables are live on exist

from the block, that is their values may be used later.

The DAG representation of a basic block let us perform serveral Code emproving transformations on the code represented by the block.

a) we can climinate local common subexpressions, that is instructions that compute a value that has already been computed.

b) we can eliminate dead code, that is instructions That computes a value that is never used.

c] we can preorder statement that do not depend on another, such reordering may preduce the time a temporary value needs to be preserved in a register.

d] We can apply algebraic laws to re-order operands of three-address instructions, and sometimes thereby simplify the Computations.

Finding Local Common Sub-expression.

Common sub expression can be detected by noticing as a new node M is about to be detected, whether there is an existing node N with the same children, in the same order and with the same operator.

For Example Consider

if we assume the values of a=1, b=2, C=3 & d=4. Then the expressions becomes

$$b = a - d$$

$$C = 1 + 3 = 4$$

The DAG for the block is as shown below.




Fig: DAG for basic blocks.

The above sequence of instructions Contains two Common sub expression but and a-d. But for the Common sub expression b+C the value of n gets changed when let reappears. Hence b+C is not a Common subexpression.

But the expression and gives the same nesult in repetitive appearance and values of a and done Consistent each time. Therefore and is supported to be the common subexpression.

The Common Subexpression means the expression that are guaranteed to Compute the same value The block then becomes

$$a = b + c$$
 $d = a - d$
 $c = b + c$

Dead Code Elimination:

The operation on DAG's that corresponds to dead-Code elimination can be implemented as follows. We delete from a DAG any root (node with no ancestors) that as no live variable attached . Repeated application of this stransformation will remove all nodes from the DAG that Correspond to dead node.

A variable is said to be live at a point in a program if its value can be used subsequently.
Otherwise, it is said to be dead at that point.

For Everaple, Consider a part of program

Alag = false;

el (tag)
print (".....");

In above program statements flag is always set lo false before checking for the Condition. Since it is always false, the print statement is never executed. Thus, the print statement is dead because it is never oreached.

we can eliminate both the test and printing trong the compile time

Q

The use of Algebraic Identities.

Algebraic Identities represents another emportant class of optimisations on basic blocks.

For Example, we may apply arithmetic identities, then as x+0=0+x=x x-0=x x+1=1+x=x x/1=x

to eliminate computations from a basic blocks.

Another Class of algebraic optimisations includes local steductions in strength, that is replacing a more expensive operator by a Cheaper one as in:

Expensive theorem $\chi^2 = \chi + \chi$ $\chi^2 = \chi + \chi$ $\chi^2 = \chi + \chi$

The use of lower strength operator instead of higher strength operator makes the code efficient.

A Third class of related optimisations is comfant folding.

Here we evaluate constant expressions at compile time and replace the constant expressions by their values txample: The Expression 2 * 3.14 would be replaced by 6.28.

The DAG Construction procus can help us apply general algebraic transformations such as Commutativity and associativity.

For Example, Suppose the language steperance manual specifies that * is Commutative., that is * **4 = 4 * x. Before we create a new rode labeled * with left Child M and right child N , we always Check whether such a node already exists. However, because * is Commutative, we should then check for a node having operator *, left child N, and right child M.

Associative laws might also be applicable to explore common subexpressions.

For Example, if the source code has the assignments.

a = b + c ;

e = c+d+b ;

The following intermediate Code neight be generated.

$$a = b + c$$

$$t = c + d$$

It t is not needed outside this block, we can Change this sequence to

$$a = b + c$$