

09/11

U-5 Synchronous Sequential Ckt Design

Asynchronous " " "


$x \rightarrow \text{o/p}$   
 $P.S \rightarrow Q_n$   
 $x/p \rightarrow x$

### \* Synchronous Sequential Ckt Design -


It is analysed by using two model/machine  
 (M/C - Moore M/C)  
 (mealy M/C)

Difference b/w Moore M/C & Mealy M/C

Moore M/C	Mealy M/C
1. O/p Z depends upon only in present state ( $Q_n$ ); $[Z = f(Q)]$	1. O/p depends upon present i/p as well as in i/p ( $x$ ); $[Z = f(Q, x)]$
2. If i/p changes, o/p doesn't change	2. If i/p changes, o/p Z also changes
3. More number of states are required	3. Less number of states are required.
4. Hardware requirement is more	4. Less
5. A counter is Moore M/C	5. A counter is not Mealy M/C



Q. Analyse the following given sequential synchronous Ckt to determine whether this is an example of Mealy M/C or Moore M/C.  
 Draw state table.  
 Draw state diagram.



$$D_A = x \oplus B = x \odot B$$

$$D_B = x + A$$

$$Z = A \oplus B$$

O/p Z depends upon only in present states A & B so it is an example of Moore M/C


$Q_{n+1} = D$  So  $A' = D_A = x \odot B$   
 $E' = D_B = x + A$

from excitation table of D ff

State table

P.S.			N.S.		
A	B	x	A'	B'	Z
0	0	0	1	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	0	1	1
1	0	0	0	1	1
1	0	1	0	1	1
1	1	0	0	1	0
1	1	1	1	1	0

State diagram




→ State 00 indicates transition from 1 state to next state

Q. In a clocked synchronous sequential ckt there are 2 Dffs A & B. When value of x becomes 0, B remains in present state & when value of x becomes 1, the following sequence comes-

00 → 01, 01 → 11, 11 → 10, 10 → 00


Design that synchronous seq ckt. (Draw state eqn, state table & value of D's if's)



State table:

A	B	x	A'	B'
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	1
1	0	0	1	0
1	0	1	0	0
1	1	0	1	1
1	1	1	1	0






$A^2 \rightarrow A \bar{B} + B \bar{A}$

$A^2 = D_A = B \bar{A} + A \bar{B}$

$B^2 = D_B = \bar{A} A + B \bar{B}$



Simulation - compare expected result with actual result & then verify.

1.49. Design & simulate MOD 8 Asynchronous Ripple Counter or 3-bit binary Asynchronous Counter.  
1.50. Design & simulate MOD 8 Synchronous Counter.  
1.51. Design & simulate 3-bit Johnson Counter.


ORCAD project → SDI  
Voltage monitor



select case  
search for → Digick

08/11/17

State eqn of sequential ckt is given below:  
Draw state table  
respn synchronous ckt



$$T = 0 \oplus 0^+$$

P/S	A	B	x	N	S	Z	T <sub>A</sub>	T <sub>B</sub>
0	0	0	0	0	0	0	0	0
1	0	0	1	0	1	1	0	1
2	0	1	0	0	1	1	0	0
3	0	1	1	1	1	0	1	0
4	1	0	0	1	0	0	0	0
5	1	0	1	0	0	0	1	0
6	1	1	0	1	1	1	0	0
7	1	1	1	1	0	0	0	1

T<sub>A</sub>

A	B	00	01	11	10
0	0	0	1	1	2
1	0	4	1	2	4

T<sub>B</sub>

A	B	00	01	11	10
0	0	1	3	2	4
1	0	4	3	2	4

$$T_A = ABx + \bar{A}Bx$$


$$= x(AB + \bar{A}B)$$

$$= x(A \oplus B)$$

$$T_B = ABx + \bar{A}Bx$$

$$= x(A \odot B)$$

$$Z = \sum m(1, 2, 4) = ABx + \bar{A}Bx$$







## ASM chart

ASM - Algorithmic state machine

 → start & stop

 → processing

 → decision making or conditional box

Q. Draw a ASM chart for following problems:

- There is one control line  $X$  if  $X=0$  it remains in same state & when  $X=1$  it works as 2-bit up counter & when it reaches to minimum or maximum value of becomes 1 or 0. Also draw state sym.

(00)

(01)

or

(11)



(10)

$S_0 \rightarrow 00$



$S_1 \rightarrow 01$

$S_2 \rightarrow 10$

$S_3 \rightarrow 11$



ASN chart



Q. Draw the ASN chart if there is one control line  $C$ . If  $C=1$ , it works as a bit down counter & if  $C=0$  it works as up counter. When it reaches min/max value,  $off$  becomes 1 or 0.

