


01/10/17


## Unit-4      Counter & Register

Counter:



PST	CLR	Q <sub>n+1</sub>	
0	1	1	(set)
1	0	0	(reset)
1	1	FF. works	normally
0	0	FF. doesn't	work

Counter: It is used to count number of clock pulses. It is of 2 types -



Counter is also divided into 2 types -  
 up counter & Down counter. In up counter, it counts in ascending order

from 0 to  $N-1$  for MOD  $N$  up counter.

Ex. In MOD 4 up counter, it counts as follows  
 $0 \rightarrow 1 \rightarrow 2 \rightarrow 3$

In Down Counter, it counts in descending order from  $N-1$  to 0

ex. for MOD 5 Down counter, it count as follows

$4 \rightarrow 3 \rightarrow 2 \rightarrow 1 \rightarrow 0$

Total no. of flip-flops required to implement MOD  $N$  counter = total no. of bits required to represent  $(N-1)$

Q. Determine total no. of <sup>required</sup> ff. to implement MOD 18 counter

16 8 4 2 1  
 $(17) \rightarrow 1 \ 0 \ 0 \ 0 \ 1$

5 ff are required.

## Modulus of a Counter

Total no. of used states are called Modulus of a Counter.

$$2^n \geq N$$

where  $n$  is no. of flip flops required  
 $N$  is Modulus of a counter (used states)

Q. Det. min. no. of flip flop req. to implement MOD 8 counter

$$\begin{aligned} 2^n &\geq 8 \\ 2^n &\geq 2^3 \\ n &= 3 \end{aligned}$$

$$2^n \geq N$$

$$n \log_2 2 \geq \log_2 N$$

$$\boxed{n \geq \log_2 N}$$



06/10/17

Serial/Ripple/Frequency Divider

### Asynchronous MOD 8 Counter (Up)

Binary Counter: If  $N = 2^n$  ex. MOD 2, MOD 4, MOD 8

Non-Binary Counter: If  $N \neq 2^n$  ex. MOD 3, MOD 5, MOD 12

- $2^n \geq N$   
 $2^3 \geq 8$   
 $8 \geq 8$
- [MOD N bin Counter ( $N=2^n$ ) or n bit bin counter]

$n=3$

Hence 3 ff are required

0 → 1 → 2 → 3 → 4 → 5 → 6 → 7

$Q_A \quad Q_B \quad Q_C$

0 0 0

0 0 1

0 1 0

0 1 1


1 0 0

1 0 1


1 1 0

1 1 1

1 → 0 0 1  
 ↓  
 -ve edge triggering



### Timing Diagram



In asynchronous counter, external CP is applied to first ff (LSB) & output of present ff is applied to CP of next ff & so on. It is also called ripple counter, serial counter or frequency divider.

In binary counter, o/p frequency is equal to (i/p frequency / 2)

$$f_o = f_i / 2^n$$

$$f_o = f_i / N$$


∴ If we take o/p from  $Q_n$  & CP is -ve → up counter

• & o/p  $\bar{Q}_n$  & CP is -ve → Down counter

O/p  $Q_n$  & CP is +ve → Down counter

O/p  $\bar{Q}_n$  & CP is +ve → Up counter

Q. Design MOD 16 Asynchronous Down Counter. (4-bit Asynchronous Counter)



\* Design of Asynchronous Counter of MOD N if  $N \neq 2^n$  (Non-Binary Counter)

• Design MOD 6 ripple counter (Asyn) -

(i)  $2^n \geq N$

$$2^n \geq 6$$


$$\Rightarrow 2^3 \geq 6$$

$n=3 \Rightarrow 3 \text{ ff are required}$

(ii)  $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 5 \dots 6$

we'll get 6 also for some due to propagation delay

(iii) Design binary (3-bit) counter by using JK or T FF






Date \_\_\_\_\_  
Page \_\_\_\_\_

11-1011

$Q_A$	$Q_B$	$Q_C$
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1



→ To design MOD N Non-bin. Counter :

1. Determine total no. of FF required to implement that counter
2. Now make ckt of binary counter of req. FF bits
3. Now determine binary equivalent of N by indicating  $Q_A, Q_B, Q_C, \dots$
4. o/p of NAND gate is connected to CLR of all the FF & i/p of NAND

gate are connected to o/p of all FF's where 1 comes in binary representation of N.


Q. Design MOD 11 Asyn. Counter

$$2^n \geq 11$$

$$2^4 \geq 11$$

∴ 4 FF are required

0 → 1 → 2 → 3 → 4 → 5 → 6 → 7 → 8 → 9 → 10 → 11



$Q_A$	$Q_B$	$Q_C$	$Q_D$
1	0	0	1

## Synchronous Counter (Parallel Counter)

In synchronous counter, the common  $Cl$  is applied simultaneously to all the flip-flops. That's why it is called parallel counter.

- Procedure to design MOD N synchronous counter or given sequence

Step 1- Determine no. of FF required to design synchronous counter by using the formulae  $2^n \geq N$ .

Step 2- Now draw state diagram & state table

Step 3- Now with the help of excitation table of FF, determine value of FF i/p's

on	$Q_n$	T	D	J	K	S	R
0	0	0	0	0	d	0	d
0	1	1	1	1	d	1	0
1	0	1	0	d	1	0	1
1	1	0	1	d	0	d	0

Step 4- Now with the help of K-Map, determine value of FF i/p's which are function of FF's present state.

(Ans)

Step 5- Now with the help of given FF & logic gates, design synchronous counter of given sequence

Q. Design MOD 8 syn. counter or design a syn. counter which counts the following sequence by using T FF or 3-bit bin. syn. counter

0-1-2-3-4-5-6-7

$$2^n \geq N$$

$$2^3 \geq 8$$

$N=8$   $\therefore$  3 FFs are required.

Q	$Q_n$	T	Q	$Q_n$	T	Q	$Q_n$	T
0	0	0	0	0	0	0	0	0
0	1	1	0	1	1	0	1	1
1	0	1	1	0	1	1	0	1
1	1	0	1	1	0	1	1	0

P.S	$Q_A$	$Q_B$	$Q_C$	$Q_A$	$Q_B$	$Q_C$	T <sub>A</sub>	T <sub>B</sub>	T <sub>C</sub>
0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	1	0	0	1
0	0	1	0	0	1	0	0	1	0
0	0	1	1	0	1	1	0	1	1
1	0	0	0	1	0	0	0	0	1
1	0	0	1	1	0	1	0	0	1
1	0	1	0	1	1	0	0	1	0
1	1	0	0	1	1	1	0	1	1

TA:  $Q_B Q_C$

$Q_A$	00	01	11	10
0			2	3
1	4	5	6	7

TA:  $Q_B Q_C$

TB:  $Q_C$


$Q_A$	00	01	11	10
0		1	3	2
1	4	5	6	7

TB:  $Q_C$

TC: 1

$Q_A$	00	01	11	10
0	1	1	3	2
1	4	5	6	7

TC: 1



$Q_C$  toggles after each CP  $\Rightarrow Q_C = 1$

$Q_B$

$Q_A$	$Q_B$	$Q_C$
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1


$T_B = Q_C$

$T_A = Q_B Q_C$



Q. Design MOD 16 Syn. Counter by D T FF

$$\begin{aligned} T_D &= 1 \\ T_C &= Q_D \\ T_B &= Q_C Q_D \\ T_A &= Q_B Q_C Q_D \end{aligned}$$



24/10/17 Time Delay

9n Asynchronous Counter -

$$T_{\text{clock}} = n t_{\text{prop}}$$

n is total no of FF &  $t_{\text{prop}}$  is prop. delay of each FF


$$f = \frac{1}{T_{\text{clock}}}$$

9n Synchronous Counter -

$$T_{\text{clock}} = t_{\text{prop}} + (n-2) t_{\text{AND}}$$

$$f = \frac{1}{T_{\text{clock}}}$$

for both Asyn & Syn -



for non-binary counter -

$$\text{clk freq.} = \frac{\text{clk freq.}}{\text{no of used states}}$$

Q. Design MOD 6 Synchronous counter by using D+T

0 → 1 → 2 → 3 → 4 → 5

$$2^3 > 6$$

∴ 3 FF are required



	$Q_A$	$Q_B$	$Q_C$	$Q_A$	$Q_B$	$Q_C$	$D_A$	$D_B$	$D_C$
0	0	0	0	0	0	1	0	0	1
1	0	0	1	0	1	0	0	1	0
2	0	1	0	0	1	1	0	1	1
3	0	1	1	1	0	0	1	0	0
4	1	0	0	1	0	1	1	0	1
5	1	0	1	0	0	0	0	0	0
6	1	1	0	1	1	1	1	1	1
7	1	1	1	1	1	1	1	1	1

$D_A$ :

$Q_A$	$Q_B$	$Q_C$	$D_A$
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

$$D_A = Q_A \bar{Q}_B + Q_B Q_C$$

$D_B$ :


$Q_A$	$Q_B$	$Q_C$	$D_B$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

$$D_B = \bar{Q}_A \bar{Q}_B Q_C + Q_B Q_C$$

$D_C$ :

$Q_A$	$Q_B$	$Q_C$	$D_C$
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

$$D_C = \bar{Q}_C$$



Q. Design a syn. counter which counts the following sequence by using J-K FF

0 → 1 → 2 → 3 → 0

00 → 00

01 → 01

10 → 10

11 → 11

OR MOD-4 Gray syn. counter

	$Q_A$	$Q_B$	$Q_A$	$Q_B$	$J_A$	$K_A$	$J_B$	$K_B$
0	0	0	0	1	0	d	1	d
1	0	1	1	1	1	d	d	0
2	1	0	0	0	d	1	0	d
3	1	1	0	0	d	0	d	1

$J_A$ :

$Q_A$	$Q_B$	$J_A$
0	0	0
0	1	1
1	0	0
1	1	0

$K_A$ :

$Q_A$	$Q_B$	$K_A$
0	0	1
0	1	1
1	0	0
1	1	0

$J_B$ :


$Q_A$	$Q_B$	$J_B$
0	0	0
0	1	0
1	0	1
1	1	0

$K_B$ :

$Q_A$	$Q_B$	$K_B$
0	0	1
0	1	1
1	0	0
1	1	0

$\bar{Q}_A$

$\bar{Q}_B$



Q1 Design a syn. counter which counts the following sequence by using D-FF

1 → 2 → 5 → 7 → 1

	QA	QB	QC	QA	QB	QC	DA	DB	DC
0	1	0	0	0	0	0	0	1	0
1	0	1	0	1	0	1	1	0	1
2	1	0	1	1	1	1	1	1	1
3	1	1	1	0	0	1	0	0	1

DA:

QA	QB	QC	DA
0	0	0	X <sub>0</sub>
0	1	1	X <sub>1</sub>
1	0	1	X <sub>2</sub>
1	1	1	X <sub>3</sub>

DB:

QA	QB	QC	DB
0	0	0	X <sub>0</sub>
0	1	1	X <sub>1</sub>
1	0	1	X <sub>2</sub>
1	1	1	X <sub>3</sub>


DA:  $\bar{Q}_C + Q_A \bar{Q}_B$

DB:  $\bar{Q}_B$

DC:

QA	QB	QC	DC
0	0	0	X <sub>0</sub>
0	1	1	X <sub>1</sub>
1	0	1	X <sub>2</sub>
1	1	1	X <sub>3</sub>

DC:  $\bar{Q}_C + Q_A$




### Lock out Cond<sup>n</sup>


When counter goes from one used state to any unused state & again it goes to another unused state, counter never arrives in used state. This is called lock out Cond<sup>n</sup> in counter.

To avoid lock out cond<sup>n</sup> we develop such a mechanism if counter goes any unused state then it must go to used state. So we use unused state in front of used state.

Q2 Draw a syn. counter of following sequence 1 → 2 → 5 → 7 → 1 & avoid lock out cond<sup>n</sup>.



	$Q_A$	$Q_B$	$Q_C$	$Q_A$	$Q_B$	$Q_C$	$D_A$	$D_B$	$D_C$
0	0	0	0	0	0	1	0	0	1
1	0	0	1	0	1	0	0	1	0
2	0	1	0	1	0	1	1	0	1
3	0	1	1	1	0	1	1	0	1
4	1	0	0	1	0	1	1	0	1
5	1	0	1	1	1	1	1	1	1
6	1	1	0	1	1	1	1	1	1
7	1	1	1	0	0	1	0	0	1



$D_A: Q_A + Q_B$  ;  $D_B: Q_B Q_C$


$D_A: Q_A Q_B$  ;  $D_B: (Q_B + Q_C)$

$D_C: Q_A + Q_B (Q_B + Q_C)$

## \* Ring Counter

To implement  $n$ -bit Ring Counter we require  $n$  ffs. In this at one time only one of ffs is high. ~~of ffs last of~~ Uncomplemented o/p of last ffs is connected to i/p of first ffs.

### Four-bit Ring Counter



CP	$Q_A$	$Q_B$	$Q_C$	$Q_D$	Right shift $\rightarrow$
0	1	0	0	0	$/2^1$
1	0	1	0	0	$/2^2$
2	0	0	1	0	$/2^3$
3	0	0	0	1	$/2^4$
4	1	0	0	0	

Total Used states are  $4(n)$   
Total Unused states are  $2^n - n$  (12)

$\text{o/p freq} = f/n$

$\hookrightarrow$  phase shift  $\rightarrow \frac{360^\circ}{4} = f/4$



Q. Det. total no of unused state in 3-bit ring counter

$$N = 2^3 - 3 = 8 - 3 = 5$$


$$\text{dp/m} = 5/8$$

\* Johnson Counter / Twisted Ring Counter /

~~Creeping Counter~~ / Switch Tail Counter /

Mobile Counter

To implement n-bit Johnson counter, we require n-FFs. In this complemented o/p of last FF is connected to i/p of first FF.



CP	QA	QB	QC	QD	Qn
0	0	0	0	0	1
1	1	0	0	0	1
2	0	1	0	0	1
3	1	1	0	0	1
4	1	1	1	0	0
5	0	1	1	1	0
6	0	0	1	1	0
7	0	0	0	1	0
8	0	0	0	0	1

25/11

## Register

Register is group of FFs which is used to store temporary data bits.

To implement n-bit register, we require n-FFs & it will store n-bits.

## Types of register:

a) on the basis of Data in & Data out  
[Serially & parallelly]

Determine

Serial In Serial out (SISO)

SIPO (Serial In parallel out)

PIPO


PISO

b) On the basis of data shifting from left to right or right to left

Right shift reg.  
(Data will shift from L to R)

Left shift reg.  
(Data will shift from R to L)

\* 4-bit Serial In Serial Out Right Shift Register




Data 1 0 1 1

CP	D <sub>3</sub>	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>
0	0	0	0	0	0
1	1	0	0	0	0
2	1	1	0	0	0
3	0	1	1	0	0
4	1	0	1	1	0



$$T_{clock} = n \cdot t_{prop}$$

3-bit SISO left shift register




\* 4-bit SIPO Shift Register

parallel o/p





Q. In SIPO shift register what will be value of Q<sub>3</sub>, Q<sub>2</sub>, Q<sub>1</sub>, Q<sub>0</sub> after 3 C.F in the following diagram.



CP	$Q_3$	$Q_2$	$Q_1$	$Q_0$
0	1	0	1	1
1	1	1	0	1
2	0	1	0	0
3	1	0	1	1

Ans  $\rightarrow 1011$

#### \* PIPO Shift Register




On this input is taken parallelly (simultaneously) & o/p is also taken parallelly

$$T_{\text{clock}} = t_{\text{setup}}$$

#### \* FIFO PISO shift register

On this i/p is taken <sup>given</sup> parallelly but o/p is taken serially (1-bit at a time)

#### 4-bit PISO shift register



$S=0 \Rightarrow I_0$  will work (parallel in)

$S=1 \Rightarrow I_1$  will work (serial out)



### Bi-Directional Shift Register

It will shift data either in left + right direction or right to left direction.

### Universal shift Register

Universal shift Register are those registers which perform the following operations.

- a). SISO
- b). SIPO
- c). PISO
- d). PIPO
- e). Bi-Dir. Shift register

### \* Applications of Shift Register —

1. To store temporary data in Microprocessor
2. Left Shift
3. Right Shift
4. Multiplication & Division
5. To convert Serial data into parallel data (SIPO)
6. To convert parallel data into serial data (PISO)
7. Ring Counter & Johnson Counter.