
Week 3 - Seq Logic

D-Latch: mux w feedback loop.

G=1, "write" D->Q indpt of Q' → ^Q G=0, "read memory " Q follows Q' indpt of D

Dynamic Discipline

- Addresses problem of storing invalid information (if $G\Delta es 1$ to 0 when D is Δing (invalid), new invalid info will be stored on D)
- Tsetup = the min time that the voltage on wire D needs to be stable before the clock edge \triangle es from 1 to 0. = 2Tpd
- Thold = min time that the voltage on wire D needs to be stable after the clock edge \triangle es from 1 to 0. = Tpd
- Tpd = propagation delay of D-latch (mux)



Flip-Flop

- Addresses problem of unstable O/P cos of unstable INP (inp unstable, if G=0, all inp from D will be passed to Q regardless of whether inp is valid/stable)
- When CLK=0, G of master receives 1 (inv) and G of slave receives 0 => master="write", slave="read".
- Only one D-latch is on "write" at a time.
- Output wire Q from slave changes only when the CLK rises from 0 to 1
- Tcd of a register (seq logic w reg & CLs)= time taken for invalid CLK input to invalid output on D (final output of seq logic unit). Tpdreg = valid > valid
- DD for flip-flop: Tcdmaster > Tholdslave (★ needs to be stable for > time Tholdslave)
- Sequential Timing

INP -> CL -> Reg

For inp: $T_s = T_{pd,CL} + T_{s,Reg}$

 $T_H = T_{H,Reg} - T_{cd,CL}$

(CL doesn't immediately produce invalid OP once INP turns invalid due to $T_{\mathrm{cd,CL}}$

 \therefore min hold time for input = $T_{H,Reg} - T_{cd,CL}$)

For whole circuit: (Tpd & Tcd)

Time taken to produce valid (invalid) OP

after CLK rise turns valid (invalid)

R1 -> CL -> OP: $T_{pd} = T_{pd,R1} + T_{pd,CL} \\ T_{cd} = T_{cd,R1} + T_{cd,CL}$

Min CLK Period:

From reg to reg (check all routes for max val) R1 -> CL -> R2: $T_{CLK,min} = T_{pd,R1} + T_{pd,CL} + T_{s,R2}$ > Ts & Th for inp only concerns paths till 1st reg > Tpd & Tcd for whole circuit only concerns circuit downstream of last reg b4 output

Turing Machine: initial starting state = SO

- ★ write first then move arrow
- FSM combined with doubly-infinite tape
- Can read & write at tape in every step
- can solve problem with infinitely many states (eg parenthesis checking)

y=Ti[x]; y is output after arrow executes TM func specs; Ti is TM func spec that dictates machine to go left or right according to state; x is int inp

In Seq Logic, use a single synchronous clock Von Neumann Model (for all flipflops)

1. DD may be violated if users' input not sync w clock edge, invalid values may be stored in "read" mode. This invalid value storing = metastable state.

Metastable State - Properties

- > corr to invalid logic level (switching threshold of device), unstable equilibrium (smol \triangle will cause it to accelerate towards stable 0/1.
- > will settle to valid 0/1 eventually (may take aritrarily long)
- > EVERY bistable system exhibits at least 1 metastable state
- > Inevitable risk of synchronisation (our devices always have a fixed point voltage Vm where Vin=Vm implies Vout=Vm), can only mimimise its probability by → a introducing more delays between INP &

output hopefully signal somehow resolves

itself b4 reaching output.

- To fix clock skew (clock does not arrive at all reg at same time, skew is max diff in clk signal arrival times across all FF): $T_1 = T_{cd,R1} + T_{cd,CL1} > T_{H,R2} + T_{skew}$

 $T_2 = T_{pd,R1} + T_{pd,CL} + T_{S,R2} < T_{CLK} + T_{skew}$ **FSM** has: a set of k states, set of m inp, set of n outputs, transition rules (for each state & inp) & output rules for each state. A state machines is required when same INP produces multiple diff outputs 5 states =>ceil log₂ 5=3 bits to rep the states. S state bits= 2^s possible states.

State Transition Diagram: IN | Current State | Next State | Y Arcs leaving a state must be mutually exclusive & collectively exhaustive (only 1 choice to go, each inp must have somewhere to go)

FSMs are equivalent iff each INP seq yields same Reduce FSM states: 1. 2 states are identical if

states have same OP & every INP transit to equivalent states. 2. Find pairs of equivalent states & merge them





Implementing FSM as ROM

Given *i* input bits, *s* state bits and *o* output bits, we have 2i+s words and each word has o bits as output

Size of ROM = no. of bits needed for the truth table.


 $(EG. i|Sn|Sn+1|O => (o+s) 2^{i+s}$ No. of different FSM = $2^{(o+s)2^{i+s}}$

FSM Limitations: - finite states (mem) cannot compute parenthesis checker

Church's Thesis: Every discrete fn computable by ANY realisable machine is computable by some TM. (Halt fn is incomputable)

Not all well-defined int fn are computable Universal fn: **U(k,j)=Tk(j)**; U is computable by a TM; k is input (program to tell us which Tk we want to compute); j is data tape Tk to perform at. With Tu, don't need to make so many TM to perform each fn cause it can emulate behaviour of any TM (like our comp)

 $(INP/OP \leftrightarrow CPU \leftrightarrow Main Mem)$



- Central Processing Unit:

- 1. ALU 2. Control Unit (interprets comp instr) 3. PC (address of current instr)
- 4. Registers (store temp operands & results)
- Memory: storage of N words of W bits. (W is fixed, N vary) Store data & instr. If a word is 32bit, address can be 32 bit and at most 2^{32} entries. 2^{30} is 1GB so at most 4GB entries.
- INP/OP: Devices for communicating w outside
- Bus that connects all 3 together

B Instructions: (Low 2 address bits are ignored) LD (const,rc) = LD (R31,const, rc) ST(rc,const) = ST(rc,const,R31)

BR(const) = BEQ(R31, const, R31)FOR BRANCHING: (up to 32767 instr b4/after)

const = (label - <addr of BNE/BEQ>)/4-1 (no of instr lines b/w br & label instr -1)

(not including BR but including first line of instruction of function 'label')

★ PUSH/POP takes 2 instr

UASM -> interpreted from left to right as least to most significant bytes . = <address> (lines after this is stored at this

address) y: (labels; symbols that take the value of

current mem add) Compiler:

run time, after exec

- computs exact instr
- done after execution;
- done b4 execution, slows slows program execution program dev decision made during
 - Decisions made during compile time

- Translate high-level lang to

low-level assemblr mac lang

Assembler: takes assembler code outputted by compiler/interpreter and translate into binary

machine code. write 16-bit (WORD) and 32-bit(LONG) words

Little (Big) Endian: least(most) significant bit is stored at lowest memory address 0x3 0x2 0x1 0x0 0x3 0x2 0x1 0x0 = 0x001 02 03 04

1234 04 03 02 01 (Little used in β) (Big)


In beta arch, data always comes in 32 bits (not bytes). The address of the entire of each row, by convention, is the smallest byte index of that row, converted into 32 bits.

A 32-bit address is NOT enough to house all 2^{32} permutations of 32-bit of information per row, it can only house $2^{32}/4$ of possible permutatns

Stack & Pointer

- A stack is a concept, a data structure on how we organise data in memory
- SP: points to first unused stack location
- **BP**: points to base of the stack (or first item pushed to the stack, registers)
- Add one item a time to top of the stack by push (↑SP by 4 & write data to address as pointed by SP-4)
- Remove one item a time from top of the stack by pop (store the data at address pointed by SP to some reg and reduce the value of SP by 4bytes)

RO is reserved as the register for the return value of the function getting called



| p->v = 157;

p->y = 157;

ST(r0,y,r3)

the same recursive call) {usually at deallocate()}

Linkage Pointer: return address to caller (always same for

- ★ Using our procedure linkage convention, how far (in terms of addresses) can a callee be from its caller? > The entry point of the callee must be reachable by a branch, i.e., it must be within approximately 2^15 words of the call instruction. Can overcome by using LDR to load target address into a reg and the JMP using the register.
- ★ If there is a bound on the no. of states, you can discover its behaviour. For a k-state FSM, every state can be reached in < k steps.
- ★ 16MB of memory with byte-wise addressing = 16*2^20=2^24addresses
- ★ If storage for variable is located at address more than 0x8000, (add needs to fit in 15bit) 16bit constant field isn't large enough so can use LDR to load a 32-bit address into a reg and use LD to fetch data. EG. var: LONG(0x12468)... LDR(var,R0) LD(R0,0,R0)
- ★ Checking if circuit can be made: Arbitor -> if unbounded time: Yes, can make
 Else: if arbiter: NO
 else: YES

 Arbitor -> who comes first
 Tpd->bounded
- ★ Branches (b) use a PC-relative displacement while jumps (j) use absolute addresses.
- ★ Shift left i bits \Rightarrow x 2^i (shift right \Rightarrow ÷ 2^i)
- ★ BR address that made the call f() is the value of LP-4.

<u>Dec</u>	<u>Hex</u>	<u>Bin</u>
0	0	0
1	1	1
2	2	10
3	3	11
4	4	100
5	5	101
6	6	110
7	7	111
8	8	1000
9	9	1001
10	Α	1010
11	В	1011
12	C	1100
13	D	1101
14	E	1110
15	F	1111
16	10	10000
15	F	1111

Macro	Definition
BEQ(Ra, label)	BEQ(Ra, label, R31)
BF(Ra, label)	BF(Ra, label, R31)
BNE(Ra, label)	BNE(Ra, label, R31)
BT(Ra, label)	BT(Ra, label, R31)
BR(label, Rc)	BEQ(R31, label, Rc)
BR(label)	BR(label, R31)
JMP(Ra)	JMP(Ra, R31)
LD(label, Rc)	LD(R31, label, Rc)
ST(Rc, label)	ST(Rc, label, R31)
MOVE(Ra, Rc)	ADD(Ra, R31, Rc)
CMOVE(c, Rc)	ADDC(R31, c, Rc)
PUSH(Ra)	ADDC(SP, 4, SP)
	ST(Ra, -4, SP)
POP(Rc)	LD(SP, -4, Rc)
	SUBC(SP, 4, SP)
ALLOCATE(k)	ADDC(SP, 4*k, SP)
DEALLOCATE(k)	SUBC(SP, 4*k, SP)