

Read-only Memory (ROM) (64 location) indexed by 6-bit Replacement Strategy: OPCODE field is easiest way to generate the appropriate 1. LRU: Least Recently Used control signals for current instruction.

except during RESET. During RESET, set WR=0, rest dc.

Max Performance: measured by no. of instructions

Best Perf/Price: measured by ratio of MIPS to size.

GOAL: Perform with SRAM speed at cost of DISK

Evidence: local stack frame grows nearby to one another,

program inst are near to each other, data (eg. arrays) also

 $T_{ava} = \alpha T_c + (1 - \alpha)(T_c + T_m) = T_c + (1 - \alpha)T_m$

Tc is cache access time and Tm is memory access time.

- TAG: all bits of addr A | DATA: all bits of content at A: Mem[A]

Flexible: memory + content can be stored on any TAG-DATA

- Good when cache size is small, Less important when big

- Lower k-bits of A decides which row of DM cache

- Made of SRAMs; but cheaper than FA since only one

- Needs Replacement Strategy to decide which cache line to write

- TAG: T-upper bits of A | DATA: all bits of content at A: Mem[A]

No PARALLELISM, but fast mapping between address & cache

- Inflexible: a unique combi of K-bits of A is mapped to exactly

- Suffers from contention, 2 different addresses can be mapped

bits for mapping is better than T-upper bits due to LOR but does

- Cells in same 'column' of DM caches belong in same cache line

Given same k-bits lower address, can be stored in any N cache

- However, different combi of k-bits lower address will have to

- Lookup operation: Parallel op of N-DM cache, each with 2^k

- M-size N-way cache: no. of rows = M/N; then calculate bits

1. Look for requested info (from CPU) in cache

- Expensive; SRAM + comparator at each row

2. If in cache (hit), return contents to CPU

Clock Rate (MHz) / Clocks per inst (CPI)

#inst executed (in millions) / MIPS

Min Cost: measured by size of circuit

CPU Design Tradeoffs:

executed per second

Benchmark Runtime =

nearby one another.

A and its content Mem[A].

subsequently, the disk

Fully Associative Cache (FA):

Real Fast: parallel look up

Direct Mapped Cache (DM):

comparator circuit per DM cache

not completely eliminate contention

 $k = log_2(\#rows)$ EG. 3bits if 8 rows

N-way Associative Cache:

N DM caches in parallel

lines in same set

lines in cache line

FA cache size = any; DM cache size = 2^k

Cells in same 'row' belong to same set

be direct mapped on a different set

EG. 4-word 2-way => 2 rows, 1 bit

to when cache is full

one row of DM cache

Cache Idea:

MIPS (Millions of Inst/sec) =

WR always have defined value, ensuring only write to - Overhead = O(log2(N1)) = O(Nlog2(N) "LRU bits" for FA (/set for Demand Paging: Upon start-up, everything on disk, VA corr to PA on disk. memory during ST inst, and WERF is also well-defined

NW) | Complex logic to re-order list after each cache access 2. FIFO/LRR: Least Recently Replaced

- Replace oldest item

- Overhead is O(log2N) bits/set. (just need one pointer that tells

us oldest item within each set; diff pointers for diff sets(NW)) 3. Random

- Use pseudo random generator to get reproducible behaviour Good when N is huge - Overhead=log2(N)/cache to point to which line to replace

No best replacement strategy, one replacement strategy Case 2: MMU > (Cache>RAM)/Disk (Cache stores PA+data) +: no flush, -: MMU access all the time | if miss in

can be better depending on cases. Increase Block Size

- Take advantage of locality, reduces size of tag memory Locality of Reference: Reference to memory location - Increase size of data field, no. of data words in each cache line access and cache access done in parallel. If cache miss, machine immediately fetch data from either mem/disk,

X at time t implies that reference to $X + \Delta X$ at $t + \Delta t$ = block size always a nower of 2 becomes more probable as $\triangle X_i \triangle t$ approaches zero - Fetch a blocks of words tgt on a cache miss, trading increased

cost of miss against increased probability of future hits. In B architecture, address is 30bits if word addressing is Qn Weak priority, what's the max svc time of N | look at task w shortest gap b/w svc time & dL (eg task X)

used. Add 2 extra bits of storage in cache: V & D. V: Valid Bit - indicates if particular cache row contains data from

- Cache contains temporary copies of selected memory locations memory and not empty or redundant value. Only check cache lines with valid bit=1 D: Dirty Bit - set to 1 iff CPU writes to cache and it hasn't been

stored to memory (memory is outdated) 3. Otherwise (cache miss), look for info in physical memory, and LRU Bit: (Not written) present in each cache line (for FA) and each cell in N-way regardless of block size because R/W with block size more than 1 is always done in parallel

 α is hit ratio (the amount of information found in cache) #bits required for each LRU indicator is log2(N) where N=number EG. 4-way, 8 rows (4x8 items in total) so 32 LRU cells, each size

of 2 bits. Cache Writes:

1. Write-through

CPU writes are done in cache first by setting TAG=Addr, DATA= new Mem[Addr] in available cache line, but also written to main memory immediately. Stalls CPU until write to memory is complete. Memory never outdated.

2. Write-Behind

CPU writes are also cached, and write to main memory is immediate but is buffered. CPU keeps executing next inst while writes are completed (in order) in background

3. Write-Back (Most used)

CPU writes are also cached, but not immediately written to main memory. MM contents can be 'stale'. When entry in cache,

safely just write into cache, leaving memory entry incorrect. But when cache is replaced, write into memory. This requires dirty OS Multiplexing: At first P1 running, when done, OS interrupts, saves all states

of P1 to Mem. OS loads states of P2 to regs and let P2 run task, after finish,

to same location if both has same K-lower bits. Selecting K-lower interrupt, save, load back P1 states

Interrupt: (IRQ=1 & PC=0), XP <- PC+4, PC<- Xaddr. Execute interrupt handler

Beta IRQ Handling: β always check for IRQ b4 each inst fetch. On IRQ(j), stop j, XP <- PC+4, PC<- Xaddr. Xaddr is addrs of handler code, saves user states in corr ith cell of Proctable. After process handling exception returns, reinstall user saved state, return PC to XP-4.

Handler (located at lower mem addr): Reset-0x80000000, Illop-0x80000004, Xaddr-0x80000008 | What if got interrupt call during OS saving user states? Setup proced NEVER interrupts a kernel. If MSB of PC=0, user; allow intrpt. If

=1, kernel mode, no intrpt. IRQ not allowed till MSB back to 0. Programs Comm w OS: known as SVC. Call OS form code by executing particular ILLOP -> user-mode SVC (provide arg in reg, OS returns result in R0). EG. ask for mouse input. (I/O controlled by kernel) | Sleep: If buffer empty, kernel exits prog & execute others, will not return till key is pressed. Status 0: active program. When buffer filled, IRQ code for I/O contains wakeup, change

Virtual Memory - When looking for particular memory location, look for PPN then PO - Each program has their own Virtual Memory (all their PCs start from 0x0000 within their own programs) - VA (addrs generated by programs) | PA: real addrs Good when N is small, need to keep ordered list of N items (N! Every VA can be mapped into every PA, but not all VA has corr. PA in the RAM (may be in disk).

RAM 5. Update MMU

TLB, def not in cache, go to PgTbl,

update MMU & cache at same time.

As programs execute, bring pages into RAM, update MMU st VA corr to PA in RAM

cause data not in RAM). D=1, data to write to disk before removing from RAM

- 1 entry in MMU needed for every virtual page, If R=1, data in RAM, R=0, page-fault exception (no PA in RAM

Page Fault: 1. Find page to replace (LRU) 2. Write to disk if dirty 3. Fetch requested page from disk 4. Write to

Context Switching: Add a reg to hold index of current context st don't have to flush TLB when change context.

Case 3: indexing of cache lines use PO, indexing of PgTbl use VPN. Each cache line stores single data (not page)

Qn Strong Priority (T>N>A>J>C) (1) N meets its dL: in N's period, how often T happens, max svc time = dL/period

(4) dc bout C cus no dL Qn Is weak scheduling able to meet constraints?: Check that if a particular task cannot be

& addrs of data. TAG of cache=PO, content=PA. PA from cache checked with PPN (from MMU) + PO. MMU

Scheduling: 1) If finite dL, check if period > completion time. If period shorter, cannot be solved

2)Check if period < dL, if yes: period is 'realistic' dL | 3) Check %Load (SVC time (s) x freq (1/s))

- #(T) | (2) A meets its dL: in A's period, T&N happened #times. (A'sdL/P - #(T) - A)/#(N) | (3) J

max svc time of N = dL(x) - SVC(x) [if N is ongoing, others cannot interrupt, may miss dL]

interrupted, the svc time of this task cause others to miss dL. If YES, cannot be solved.

MMU PgTbl in RAM, PgTbl Pointer points to first entry of PgTbl section in RAM. But Slow, so use TLB.

TLB is small. FA cache for mapping certain VPN to PPN, Context# + VPN index rows of TLB, has D.R.PPN.

Case 1: Cache > MMU (Cache stores VA+data) +: no MMU access when HIT, -: need to flush cache when

callee be from its caller? > The entry point of the callee must be reachable by a branch, i.e., it must be within approximately 2^15 words of the call instruction. Can overcome by using LDR to load target address into a reg and the JMP using

★ If there is a bound on the no. of states, you can discover its behaviour. For a kstate FSM, every state can be reached in < k steps ★ If storage for variable is located at address more than 0x8000, (add needs to fit

★ Using our procedure linkage convention, how far (in terms of addresses) can a

in 15bit) 16-bit constant field isn't large enough so can use LDR to load a 32-bit address into a reg and use LD to fetch data. EG. var: LONG(0x12468)... LDR(var,R0) ★ Checking if circuit can be made:

if unbounded time: Yes, can make Else: if arbiter: NO

★ Branches (b) use a PC-relative displacement while jumps (j) use absolute

 \bigstar Shift left i bits $\Rightarrow x 2^i$ (shift right $\Rightarrow \div 2^i$)

★ BR address that made the call f() is the value of LP-4.

★ R1->CL->R2: If you had a faster vers of CL with tcd=0, can you substitute?

Check $T_{H,R2} \leq T_{cd,R1} + T_{cd,CL}$. After CLK change, input to R2 needs to hold for

★ New state for registers -> wait 1 clock cycle for the D to pass to O. ★ Universal FSM will have some fixed number of states built into its design, won't

have enough states to emulate machines with more than N states

★ CPU can only have finite registers cause registers must be encoded in instructions

★ Cannot enumerate functions of continuous variables (eg sinx). There are only 16

2inn combi fo but infinitely many continuous 2-inn functions

★ TMs differ only in their FSMs

★ Contents of memory location holding instr: 32 bits instruction code

★ If MOVE(RP.SP) were deleted, procedure would work just fine If DEALLOCATE is deleted, even tho stack is reset correctly by MOVE(BP,SP), that

happens after POP(R1) and POP(R2) so they will not restore the values of R1 and R2 from values nushed onto stack during entry sequence

★ What is the value of BP at the time the stack snapshot was taken? old BP + (no of words in a stack) ★ What is the worst case delay for states A&B to be valid after inp x is changed to

Macro

BEQ(Ra, label)

be valid? = tpd (x to reg) + 1/clockrate

★ Computer is not a turing machine, is a FSM

BF(Ra, label)	BF(Ra, label, R31)
BNE(Ra, label)	BNE(Ra, label, R31)
BT(Ra, label)	BT(Ra, label, R31)
BR(label, Rc)	BEQ(R31, label, Rc)
BR(label)	BR(label, R31)
JMP(Ra)	JMP(Ra, R31)
LD(label, Rc)	LD(R31, label, Rc)
ST(Rc, label)	ST(Rc, label, R31)
MOVE(Ra, Rc)	ADD(Ra, R31, Rc)
CMOVE(c, Rc)	ADDC(R31, c, Rc)
PUSH(Ra)	ADDC(SP, 4, SP)
	ST(Ra, -4, SP)
POP(Rc)	LD(SP, -4, Rc)
	SUBC(SP, 4, SP)
ALLOCATE(k)	ADDC(SP, 4*k, SP)
DEALLOCATE(k)	SUBC(SP, 4*k, SP)
Assembly:	

Definition

BEQ(Ra, label, R31)

int A[100]; A:

.=.+4*100 LD(i,r1)

A[i] += 1; MULC(r1,4,r2) LD(r2,A,r0)ADDC(r0,1,r0) ST(r0,A,r2) | A[i] <- R0

| index -> byte offset | A[i] -> R0| increment

| Leave room for 100 ints

Latency (b/w interrupt and service), task must be done before deadline. Weak: fixed order, kernel does not stop task upon interrupt. Strong: higher p bits of PC for priority (3b for 8lvl), handlers w lower

priority interrupted only by higher priority