F1 wrist readout · selected-column signal stage

Development topology — modeled at 3.3 V; complete row, reference and ADC stages remain to finish



Signal topology only. Power bypassing, row drivers, reference generation, ADC drive and complete hardware checks are still required.

PARK → select channel/gain → release PARK → settle/baseline → excite row → settle/sample