






h\_L1\_L2B\_SSD2\_CH9 h\_L1\_L2B\_SSD2\_CH9 **Entries** Mean x 27.42 16.61 Mean y 26.53 Std Dev x Std Dev y 24.42 EMeV\_L1S EMeV\_L2B























































































#### h\_L1\_L2B\_SSD4\_CH7 h\_L1\_L2B\_SSD4\_CH7 70 15412 0 **Entries** Mean x 10.5 Mean y 3.244 60 Std Dev x 9.567 Std Dev y 5.993 50 EMeV\_L1S 60 40 30 40 20 20 10 80 30 70 10 20 40 50 60 EMeV\_L2B









#### h\_L1\_L2B\_SSD4\_CH12 h\_L1\_L2B\_SSD4\_CH12 70 **Entries** 14777 0 Mean x 10.49 Mean y 3.544 60 Std Dev x 9.699 Std Dev y 6.947 50 EMeV\_L1S 60 40 30 40 20 20 10 80 20 30 60 70 40 50 EMeV\_L2B

