
h_L1_L2F_SSD1_CH0
h_L1_L2F_SSD1_CH0
Entries 4749
Mean x 27.09
Mean y 46.79
Std Dev x 32.67
Std Dev y 54.14
EMeV_L1S
EMeV_L2F
0
50
100
150
200
250
300
0
0.5
1
1.5
2
2.5
3
3.5


h_L1_L2F_SSD1_CH1
h_L1_L2F_SSD1_CH1
Entries 5418
Mean x 34.86
Mean y 47.15
Std Dev x 43.21
Std Dev y 55.01
EMeV_L1S
EMeV_L2F
0
50
100
150
200
250
300
0
1
2
3
4
5
6
7


h_L1_L2F_SSD1_CH2
h_L1_L2F_SSD1_CH2
Entries 5429
Mean x 35.29
Mean y 46.34
Std Dev x 42.61
Std Dev y 55.31
EMeV_L1S
EMeV_L2F
0
50
100
150
200
250
300
0
1
2
3
4
5


h_L1_L2F_SSD1_CH3
h_L1_L2F_SSD1_CH3
Entries 6325
Mean x 28.1
Mean y 55.07
Std Dev x 38.71
Std Dev y 56.69
EMeV_L1S
EMeV_L2F
0
50
100
150
200
250
300
0
1
2
3
4
5


h_L1_L2F_SSD1_CH4
h_L1_L2F_SSD1_CH4
Entries 5342
Mean x 34
Mean y 46.19
Std Dev x 42.17
Std Dev y 53.83
EMeV_L1S
EMeV_L2F
0
50
100
150
200
250
300
0
1
2
3
4
5


h_L1_L2F_SSD1_CH5
h_L1_L2F_SSD1_CH5
Entries 6151
Mean x 28.2
Mean y 55.14
Std Dev x 38.6
Std Dev y 56.37
EMeV_L1S
EMeV_L2F
0
50
100
150
200
250
300
0
1
2
3
4


h_L1_L2F_SSD1_CH6
h_L1_L2F_SSD1_CH6
Entries 5839
Mean x 30.49
Mean y 51.75
Std Dev x 41.21
Std Dev y 56.25
EMeV_L1S
EMeV_L2F
0
50
100
150
200
250
300
1
2
3
4
5


h_L1_L2F_SSD1_CH7
h_L1_L2F_SSD1_CH7
Entries 4941
Mean x 33.3
Mean y 42.77
Std Dev x 38.9
Std Dev y 52.4
EMeV_L1S
EMeV_L2F
0
50
100
150
200
250
300
0
1
2
3
4
5


h_L1_L2F_SSD1_CH8
h_L1_L2F_SSD1_CH8
Entries 5956
Mean x 27.43
Mean y 53.83
Std Dev x 35.9
Std Dev y 56.23
EMeV_L1S
EMeV_L2F
0
50
100
150
200
250
300
1
2
3
4


h_L1_L2F_SSD1_CH9
h_L1_L2F_SSD1_CH9
Entries 5520
Mean x 29.26
Mean y 53.24
Std Dev x 40.46
Std Dev y 56.08
EMeV_L1S
EMeV_L2F
0
50
100
150
200
250
300
0
1
2
3
4


h_L1_L2F_SSD1_CH10
h_L1_L2F_SSD1_CH10
Entries 4645
Mean x 33.78
Mean y 45.15
Std Dev x 40.02
Std Dev y 53.21
EMeV_L1S
EMeV_L2F
0
50
100
150
200
250
300
1
2
3
4


h_L1_L2F_SSD1_CH11
h_L1_L2F_SSD1_CH11
Entries 5213
Mean x 27.5
Mean y 52.33
Std Dev x 36.3
Std Dev y 55.2
EMeV_L1S
EMeV_L2F
0
50
100
150
200
250
300
0
1
2
3
4


h_L1_L2F_SSD1_CH12
h_L1_L2F_SSD1_CH12
Entries 4465
Mean x 31.52
Mean y 47.7
Std Dev x 36.8
Std Dev y 54.2
EMeV_L1S
EMeV_L2F
0
50
100
150
200
250
300
0
0.5
1
1.5
2
2.5
3
3.5


h_L1_L2F_SSD1_CH13
h_L1_L2F_SSD1_CH13
Entries 4594
Mean x 28.16
Mean y 49.84
Std Dev x 35.05
Std Dev y 54.6
EMeV_L1S
EMeV_L2F
0
50
100
150
200
250
300
0
1
2
3
4


h_L1_L2F_SSD1_CH14
h_L1_L2F_SSD1_CH14
Entries 3779
Mean x 32.82
Mean y 42.39
Std Dev x 35.4
Std Dev y 51.78
EMeV_L1S
EMeV_L2F
0
50
100
150
200
250
300
0.5
1
1.5
2
2.5
3
3.5


h_L1_L2F_SSD1_CH15
h_L1_L2F_SSD1_CH15
Entries 3773
Mean x 27.88
Mean y 49.64
Std Dev x 32.61
Std Dev y 55.72
EMeV_L1S
EMeV_L2F
0
50
100
150
200
250
300
0
0.5
1
1.5
2
2.5
3
3.5


h_L1_L2F_SSD2_CH0
h_L1_L2F_SSD2_CH0
Entries 900
Mean x 10.71
Mean y 33.79
Std Dev x 12.36
Std Dev y 28.91
EMeV_L1S
EMeV_L2F
0
20
40
60
80
100
120
140
160
180
200
0
50
100
150
200
250
0
0.5
1
1.5
2


h_L1_L2F_SSD2_CH1
h_L1_L2F_SSD2_CH1
Entries 841
Mean x 7.772
Mean y 33.93
Std Dev x 8.785
Std Dev y 28.77
EMeV_L1S
EMeV_L2F
0
20
40
60
80
100
120
140
160
180
200
0
50
100
150
200
250
0
1
2
3
4


h_L1_L2F_SSD2_CH2
h_L1_L2F_SSD2_CH2
Entries 5991
Mean x 32.77
Mean y 16.34
Std Dev x 29.77
Std Dev y 24.57
EMeV_L1S
EMeV_L2F
0
20
40
60
80
100
120
140
160
180
200
0
50
100
150
200
250
0
1
2
3
4
5
6


h_L1_L2F_SSD2_CH3
h_L1_L2F_SSD2_CH3
Entries 6373
Mean x 33.02
Mean y 17.15
Std Dev x 30.82
Std Dev y 25.37
EMeV_L1S
EMeV_L2F
0
20
40
60
80
100
120
140
160
180
200
0
50
100
150
200
250
0
1
2
3
4
5


h_L1_L2F_SSD2_CH4
h_L1_L2F_SSD2_CH4
Entries 6256
Mean x 33.45
Mean y 16.89
Std Dev x 30.5
Std Dev y 25.26
EMeV_L1S
EMeV_L2F
0
20
40
60
80
100
120
140
160
180
200
0
50
100
150
200
250
0
1
2
3
4
5


h_L1_L2F_SSD2_CH5
h_L1_L2F_SSD2_CH5
Entries 6352
Mean x 35.42
Mean y 17.07
Std Dev x 32.98
Std Dev y 26.09
EMeV_L1S
EMeV_L2F
0
20
40
60
80
100
120
140
160
180
200
0
50
100
150
200
250
0
1
2
3
4
5


h_L1_L2F_SSD2_CH6
h_L1_L2F_SSD2_CH6
Entries 7026
Mean x 34.33
Mean y 16.23
Std Dev x 32.41
Std Dev y 24.02
EMeV_L1S
EMeV_L2F
0
20
40
60
80
100
120
140
160
180
200
0
50
100
150
200
250
0
1
2
3
4
5


h_L1_L2F_SSD2_CH7
h_L1_L2F_SSD2_CH7
Entries 7653
Mean x 31.56
Mean y 18.28
Std Dev x 31.96
Std Dev y 26.82
EMeV_L1S
EMeV_L2F
0
20
40
60
80
100
120
140
160
180
200
0
50
100
150
200
250
0
1
2
3
4
5
6


h_L1_L2F_SSD2_CH8
h_L1_L2F_SSD2_CH8
Entries 7526
Mean x 32.66
Mean y 17.19
Std Dev x 31.66
Std Dev y 25.89
EMeV_L1S
EMeV_L2F
0
20
40
60
80
100
120
140
160
180
200
0
50
100
150
200
250
0
1
2
3
4
5


h_L1_L2F_SSD2_CH9
h_L1_L2F_SSD2_CH9
Entries 7398
Mean x 34.18
Mean y 16.63
Std Dev x 32.46
Std Dev y 25.32
EMeV_L1S
EMeV_L2F
0
20
40
60
80
100
120
140
160
180
200
0
50
100
150
200
250
0
1
2
3
4
5


h_L1_L2F_SSD2_CH10
h_L1_L2F_SSD2_CH10
Entries 7377
Mean x 34.73
Mean y 17.35
Std Dev x 32.86
Std Dev y 27.13
EMeV_L1S
EMeV_L2F
0
20
40
60
80
100
120
140
160
180
200
0
50
100
150
200
250
0
1
2
3
4
5
6


h_L1_L2F_SSD2_CH11
h_L1_L2F_SSD2_CH11
Entries 7645
Mean x 32.64
Mean y 16.72
Std Dev x 30.79
Std Dev y 25.93
EMeV_L1S
EMeV_L2F
0
20
40
60
80
100
120
140
160
180
200
0
50
100
150
200
250
0
1
2
3
4
5
6


h_L1_L2F_SSD2_CH12
h_L1_L2F_SSD2_CH12
Entries 8777
Mean x 31.41
Mean y 18.54
Std Dev x 32.57
Std Dev y 27.26
EMeV_L1S
EMeV_L2F
0
20
40
60
80
100
120
140
160
180
200
0
50
100
150
200
250
0
1
2
3
4
5


h_L1_L2F_SSD2_CH13
h_L1_L2F_SSD2_CH13
Entries 8070
Mean x 34.22
Mean y 16.89
Std Dev x 32.79
Std Dev y 25.65
EMeV_L1S
EMeV_L2F
0
20
40
60
80
100
120
140
160
180
200
0
50
100
150
200
250
0
1
2
3
4
5


h_L1_L2F_SSD2_CH14
h_L1_L2F_SSD2_CH14
Entries 7811
Mean x 34.74
Mean y 16.57
Std Dev x 33.79
Std Dev y 25.39
EMeV_L1S
EMeV_L2F
0
20
40
60
80
100
120
140
160
180
200
0
50
100
150
200
250
0
1
2
3
4
5


h_L1_L2F_SSD2_CH15
h_L1_L2F_SSD2_CH15
Entries 7803
Mean x 30.79
Mean y 16.74
Std Dev x 30.4
Std Dev y 24.93
EMeV_L1S
EMeV_L2F
0
20
40
60
80
100
120
140
160
180
200
0
50
100
150
200
250
0
1
2
3
4
5
6


h_L1_L2F_SSD3_CH0
h_L1_L2F_SSD3_CH0
Entries 8865
Mean x 18.47
Mean y 4.831
Std Dev x 16.79
Std Dev y 10.56
EMeV_L1S
EMeV_L2F
0
10
20
30
40
50
60
70
80
90
100
0
20
40
60
80
100
120
140
0
5
10
15
20


h_L1_L2F_SSD3_CH1
h_L1_L2F_SSD3_CH1
Entries 10285
Mean x 19.95
Mean y 5.516
Std Dev x 18.59
Std Dev y 12
EMeV_L1S
EMeV_L2F
0
10
20
30
40
50
60
70
80
90
100
0
20
40
60
80
100
120
140
0
5
10
15


h_L1_L2F_SSD3_CH2
h_L1_L2F_SSD3_CH2
Entries 9969
Mean x 20.33
Mean y 5.294
Std Dev x 19.1
Std Dev y 11.38
EMeV_L1S
EMeV_L2F
0
10
20
30
40
50
60
70
80
90
100
0
20
40
60
80
100
120
140
0
5
10
15
20


h_L1_L2F_SSD3_CH3
h_L1_L2F_SSD3_CH3
Entries 9748
Mean x 20.26
Mean y 5.591
Std Dev x 19.61
Std Dev y 12.02
EMeV_L1S
EMeV_L2F
0
10
20
30
40
50
60
70
80
90
100
0
20
40
60
80
100
120
140
0
2
4
6
8
10
12
14
16


h_L1_L2F_SSD3_CH4
h_L1_L2F_SSD3_CH4
Entries 9181
Mean x 20.94
Mean y 5.664
Std Dev x 19.44
Std Dev y 12.03
EMeV_L1S
EMeV_L2F
0
10
20
30
40
50
60
70
80
90
100
0
20
40
60
80
100
120
140
0
2
4
6
8
10
12
14
16


h_L1_L2F_SSD3_CH5
h_L1_L2F_SSD3_CH5
Entries 9102
Mean x 20.46
Mean y 5.555
Std Dev x 19.67
Std Dev y 11.99
EMeV_L1S
EMeV_L2F
0
10
20
30
40
50
60
70
80
90
100
0
20
40
60
80
100
120
140
0
2
4
6
8
10
12
14
16


h_L1_L2F_SSD3_CH6
h_L1_L2F_SSD3_CH6
Entries 8929
Mean x 19.88
Mean y 5.434
Std Dev x 18.44
Std Dev y 11.52
EMeV_L1S
EMeV_L2F
0
10
20
30
40
50
60
70
80
90
100
0
20
40
60
80
100
120
140
0
2
4
6
8
10
12
14


h_L1_L2F_SSD3_CH7
h_L1_L2F_SSD3_CH7
Entries 8574
Mean x 20.49
Mean y 5.678
Std Dev x 19.39
Std Dev y 11.82
EMeV_L1S
EMeV_L2F
0
10
20
30
40
50
60
70
80
90
100
0
20
40
60
80
100
120
140
0
2
4
6
8
10
12


h_L1_L2F_SSD3_CH8
h_L1_L2F_SSD3_CH8
Entries 8077
Mean x 20.48
Mean y 5.952
Std Dev x 18.7
Std Dev y 12.59
EMeV_L1S
EMeV_L2F
0
10
20
30
40
50
60
70
80
90
100
0
20
40
60
80
100
120
140
0
2
4
6
8
10
12
14
16


h_L1_L2F_SSD3_CH9
h_L1_L2F_SSD3_CH9
Entries 7874
Mean x 20.69
Mean y 5.576
Std Dev x 19.34
Std Dev y 11.37
EMeV_L1S
EMeV_L2F
0
10
20
30
40
50
60
70
80
90
100
0
20
40
60
80
100
120
140
0
2
4
6
8
10
12
14


h_L1_L2F_SSD3_CH10
h_L1_L2F_SSD3_CH10
Entries 7853
Mean x 20.7
Mean y 5.875
Std Dev x 19.72
Std Dev y 12.1
EMeV_L1S
EMeV_L2F
0
10
20
30
40
50
60
70
80
90
100
0
20
40
60
80
100
120
140
0
2
4
6
8
10
12
14
16


h_L1_L2F_SSD3_CH11
h_L1_L2F_SSD3_CH11
Entries 7408
Mean x 21.09
Mean y 6.001
Std Dev x 19.53
Std Dev y 12.21
EMeV_L1S
EMeV_L2F
0
10
20
30
40
50
60
70
80
90
100
0
20
40
60
80
100
120
140
0
2
4
6
8
10
12


h_L1_L2F_SSD3_CH12
h_L1_L2F_SSD3_CH12
Entries 7231
Mean x 20.84
Mean y 5.912
Std Dev x 19.47
Std Dev y 12.13
EMeV_L1S
EMeV_L2F
0
10
20
30
40
50
60
70
80
90
100
0
20
40
60
80
100
120
140
0
2
4
6
8
10
12


h_L1_L2F_SSD3_CH13
h_L1_L2F_SSD3_CH13
Entries 6810
Mean x 21.2
Mean y 6.073
Std Dev x 19.05
Std Dev y 12.5
EMeV_L1S
EMeV_L2F
0
10
20
30
40
50
60
70
80
90
100
0
20
40
60
80
100
120
140
0
2
4
6
8
10
12


h_L1_L2F_SSD3_CH14
h_L1_L2F_SSD3_CH14
Entries 6945
Mean x 20.4
Mean y 6.292
Std Dev x 19.17
Std Dev y 13.21
EMeV_L1S
EMeV_L2F
0
10
20
30
40
50
60
70
80
90
100
0
20
40
60
80
100
120
140
0
2
4
6
8
10
12
14


h_L1_L2F_SSD3_CH15
h_L1_L2F_SSD3_CH15
Entries 5727
Mean x 20.02
Mean y 5.261
Std Dev x 17.96
Std Dev y 10.79
EMeV_L1S
EMeV_L2F
0
10
20
30
40
50
60
70
80
90
100
0
20
40
60
80
100
120
140
0
2
4
6
8
10


h_L1_L2F_SSD4_CH0
h_L1_L2F_SSD4_CH0
Entries 3784
Mean x 10.5
Mean y 3.42
Std Dev x 10.11
Std Dev y 7.182
EMeV_L1S
EMeV_L2F
0
10
20
30
40
50
60
70
80
0
5
10
15
20
25


h_L1_L2F_SSD4_CH1
h_L1_L2F_SSD4_CH1
Entries 4079
Mean x 10.25
Mean y 3.186
Std Dev x 9.552
Std Dev y 6.387
EMeV_L1S
EMeV_L2F
0
10
20
30
40
50
60
70
80
0
5
10
15
20
25


h_L1_L2F_SSD4_CH2
h_L1_L2F_SSD4_CH2
Entries 4605
Mean x 9.695
Mean y 3.113
Std Dev x 9.804
Std Dev y 6.427
EMeV_L1S
EMeV_L2F
0
10
20
30
40
50
60
70
80
0
5
10
15
20
25
30


h_L1_L2F_SSD4_CH3
h_L1_L2F_SSD4_CH3
Entries 4834
Mean x 10
Mean y 3.351
Std Dev x 10.24
Std Dev y 7.271
EMeV_L1S
EMeV_L2F
0
10
20
30
40
50
60
70
80
0
5
10
15
20
25
30


h_L1_L2F_SSD4_CH4
h_L1_L2F_SSD4_CH4
Entries 4937
Mean x 10.1
Mean y 3.504
Std Dev x 10.05
Std Dev y 7.384
EMeV_L1S
EMeV_L2F
0
10
20
30
40
50
60
70
80
0
5
10
15
20
25
30


h_L1_L2F_SSD4_CH5
h_L1_L2F_SSD4_CH5
Entries 4798
Mean x 10.37
Mean y 3.454
Std Dev x 10.03
Std Dev y 7.164
EMeV_L1S
EMeV_L2F
0
10
20
30
40
50
60
70
80
0
5
10
15
20
25


h_L1_L2F_SSD4_CH6
h_L1_L2F_SSD4_CH6
Entries 5277
Mean x 10.17
Mean y 3.493
Std Dev x 9.904
Std Dev y 7.383
EMeV_L1S
EMeV_L2F
0
10
20
30
40
50
60
70
80
0
5
10
15
20
25
30


h_L1_L2F_SSD4_CH7
h_L1_L2F_SSD4_CH7
Entries 5805
Mean x 9.471
Mean y 3.339
Std Dev x 9.702
Std Dev y 7.367
EMeV_L1S
EMeV_L2F
0
10
20
30
40
50
60
70
80
0
5
10
15
20
25
30


h_L1_L2F_SSD4_CH8
h_L1_L2F_SSD4_CH8
Entries 6210
Mean x 9.577
Mean y 3.537
Std Dev x 10.05
Std Dev y 7.645
EMeV_L1S
EMeV_L2F
0
10
20
30
40
50
60
70
80


h_L1_L2F_SSD4_CH9
h_L1_L2F_SSD4_CH9
Entries 5842
Mean x 10.21
Mean y 3.728
Std Dev x 9.977
Std Dev y 7.633
EMeV_L1S
EMeV_L2F
0
10
20
30
40
50
60
70
80
0
5
10
15
20


h_L1_L2F_SSD4_CH10
h_L1_L2F_SSD4_CH10
Entries 6490
Mean x 9.651
Mean y 3.344
Std Dev x 9.725
Std Dev y 6.837
EMeV_L1S
EMeV_L2F
0
10
20
30
40
50
60
70
80
0
5
10
15
20
25
30
35


h_L1_L2F_SSD4_CH11
h_L1_L2F_SSD4_CH11
Entries 6668
Mean x 9.639
Mean y 3.456
Std Dev x 9.762
Std Dev y 7.264
EMeV_L1S
EMeV_L2F
0
10
20
30
40
50
60
70
80
0
5
10
15
20
25
30


h_L1_L2F_SSD4_CH12
h_L1_L2F_SSD4_CH12
Entries 7483
Mean x 9.049
Mean y 3.176
Std Dev x 9.574
Std Dev y 6.469
EMeV_L1S
EMeV_L2F
0
10
20
30
40
50
60
70
80


h_L1_L2F_SSD4_CH13
h_L1_L2F_SSD4_CH13
Entries 1786
Mean x 21.68
Mean y 17.34
Std Dev x 16.09
Std Dev y 18.56
EMeV_L1S
EMeV_L2F
0
10
20
30
40
50
60
70
80
0
2
4
6
8
10
12


h_L1_L2F_SSD4_CH14
h_L1_L2F_SSD4_CH14
Entries 1885
Mean x 19.43
Mean y 17.21
Std Dev x 16.09
Std Dev y 17.83
EMeV_L1S
EMeV_L2F
0
10
20
30
40
50
60
70
80
5
15


h_L1_L2F_SSD4_CH15
h_L1_L2F_SSD4_CH15
Entries 6872
Mean x 9.209
Mean y 3.031
Std Dev x 9.392
Std Dev y 6.015
EMeV_L1S
EMeV_L2F
0
10
20
30
40
50
60
70
80
0
5
10
15
20
25
30