




h_L1_L2F_SSD1_CH10 h_L1_L2F_SSD1_CH10 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F



h_L1_L2F_SSD1_CH12 h_L1_L2F_SSD1_CH12 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F








h_L1_L2F_SSD1_CH15 h_L1_L2F_SSD1_CH15 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F


h_L1_L2F_SSD2_CH0 h_L1_L2F_SSD2_CH0 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F

h_L1_L2F_SSD2_CH1 h_L1_L2F_SSD2_CH1 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F











h_L1_L2F_SSD2_CH6 h_L1_L2F_SSD2_CH6 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F





h_L1_L2F_SSD2_CH9 h_L1_L2F_SSD2_CH9 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F

h_L1_L2F_SSD2_CH10 h_L1_L2F_SSD2_CH10 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F

h_L1_L2F_SSD2_CH11 h_L1_L2F_SSD2_CH11 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F

h_L1_L2F_SSD2_CH12 h_L1_L2F_SSD2_CH12 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F

h_L1_L2F_SSD2_CH13 h_L1_L2F_SSD2_CH13 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F

h_L1_L2F_SSD2_CH14 h_L1_L2F_SSD2_CH14 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F

h_L1_L2F_SSD2_CH15 h_L1_L2F_SSD2_CH15 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F

h_L1_L2F_SSD3_CH0 h_L1_L2F_SSD3_CH0 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F

h_L1_L2F_SSD3_CH1 h_L1_L2F_SSD3_CH1 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F

h_L1_L2F_SSD3_CH2 h_L1_L2F_SSD3_CH2 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F

h_L1_L2F_SSD3_CH3 h_L1_L2F_SSD3_CH3 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F

h_L1_L2F_SSD3_CH4 h_L1_L2F_SSD3_CH4 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F

h_L1_L2F_SSD3_CH5 h_L1_L2F_SSD3_CH5 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F

h_L1_L2F_SSD3_CH6 h_L1_L2F_SSD3_CH6 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F

h_L1_L2F_SSD3_CH7 h_L1_L2F_SSD3_CH7 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F

h_L1_L2F_SSD3_CH8 h_L1_L2F_SSD3_CH8 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F


h_L1_L2F_SSD3_CH9 h_L1_L2F_SSD3_CH9 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F

h_L1_L2F_SSD3_CH10 h_L1_L2F_SSD3_CH10 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F

h_L1_L2F_SSD3_CH11 h_L1_L2F_SSD3_CH11 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F

h_L1_L2F_SSD3_CH12 h_L1_L2F_SSD3_CH12 **Entries** Mean x

0



100

h_L1_L2F_SSD3_CH13 h_L1_L2F_SSD3_CH13 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F


h_L1_L2F_SSD3_CH14 h_L1_L2F_SSD3_CH14 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F

h_L1_L2F_SSD3_CH15 h_L1_L2F_SSD3_CH15 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F

h_L1_L2F_SSD4_CH0 h_L1_L2F_SSD4_CH0 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F

h_L1_L2F_SSD4_CH1 h_L1_L2F_SSD4_CH1 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F

h_L1_L2F_SSD4_CH2 h_L1_L2F_SSD4_CH2 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F



h_L1_L2F_SSD4_CH4 h_L1_L2F_SSD4_CH4 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F

h_L1_L2F_SSD4_CH5 h_L1_L2F_SSD4_CH5 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F

h_L1_L2F_SSD4_CH6 h_L1_L2F_SSD4_CH6 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F

h_L1_L2F_SSD4_CH7 h_L1_L2F_SSD4_CH7 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F

h_L1_L2F_SSD4_CH8 h_L1_L2F_SSD4_CH8 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F

h_L1_L2F_SSD4_CH9 h_L1_L2F_SSD4_CH9 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F

h_L1_L2F_SSD4_CH10 h_L1_L2F_SSD4_CH10 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F

h_L1_L2F_SSD4_CH11 h_L1_L2F_SSD4_CH11 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F

h_L1_L2F_SSD4_CH12 h_L1_L2F_SSD4_CH12 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F

h_L1_L2F_SSD4_CH13 h_L1_L2F_SSD4_CH13 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F

h_L1_L2F_SSD4_CH14 h_L1_L2F_SSD4_CH14 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F

h_L1_L2F_SSD4_CH15 h_L1_L2F_SSD4_CH15 **Entries** Mean x Mean y Std Dev x Std Dev y EMeV_L1S EMeV_L2F