


h_L1_L2B_SSD1_CH0 h_L1_L2B_SSD1_CH0 250 **Entries** 17446 Mean x 23.92 Mean y 46.28 30.26 Std Dev x 200 Std Dev y 53.73 14 EMeV_L1S 150 12 10 100 8 6 50 4 300 50 200 250 100 150 EMeV_L2B


h_L1_L2B_SSD1_CH1 h_L1_L2B_SSD1_CH1 250 20865 **Entries** Mean x 27.83 Mean y 47.75 36.61 Std Dev x 200 Std Dev y 54.45 EMeV_L1S 14 150 12 10 100 8 6 50 4 300 200 250 50 100 150

EMeV_L2B










h_L1_L2B_SSD1_CH6 h_L1_L2B_SSD1_CH6 250 **Entries** 21114 Mean x 27.07 Mean y 51.02 34.19 Std Dev x 200 Std Dev y 56.12 16 EMeV_L1S 150 14 12 10 100 8 6 50 4 300 50 200 250 100 150

EMeV_L2B


h_L1_L2B_SSD1_CH7 h_L1_L2B_SSD1_CH7 250 20435 **Entries** Mean x 28.22 49.42 Mean y 35.97 Std Dev x 200 Std Dev y 55.33 14 EMeV_L1S 150 12 10 100 8 6 50 4 300 50 200 250 100 150 EMeV_L2B


h_L1_L2B_SSD1_CH8 h_L1_L2B_SSD1_CH8 250 19722 **Entries** 26.4 Mean x Mean y 49.54 33.08 Std Dev x 200 Std Dev y 55.41 14 EMeV_L1S 150 12 10 100 8 6 50 4 300 50 200 250 100 150 EMeV_L2B


h_L1_L2B_SSD1_CH9 h_L1_L2B_SSD1_CH9 250 18808 **Entries** Mean x 26.02 Mean y 48.87 32.31 Std Dev x 200 Std Dev y 54.81 14 EMeV_L1S 150 12 10 100 8 6 50 4 300 50 150 200 250 100 EMeV_L2B




h_L1_L2B_SSD1_CH11 h_L1_L2B_SSD1_CH11 250 **Entries** 17893 Mean x 26.21 Mean y 48.34 32.44 Std Dev x 200 Std Dev y 54.74 EMeV_L1S 12 150 10 8 100 6 50 300 50 200 250 100 150 EMeV_L2B









h_L1_L2B_SSD2_CH0 h_L1_L2B_SSD2_CH0 **Entries** Mean x 25.34 Mean y 19.36 25.32 Std Dev x Std Dev y 25.63 EMeV_L1S EMeV_L2B

h_L1_L2B_SSD2_CH1 h_L1_L2B_SSD2_CH1 **Entries** Mean x 27.83 Mean y 20.96 29.25 Std Dev x Std Dev y 27.88 EMeV_L1S

EMeV_L2B


h_L1_L2B_SSD2_CH2 h_L1_L2B_SSD2_CH2 **Entries** 27.36 Mean x Mean y 20.46 Std Dev x 28.38 Std Dev y 27.03 EMeV_L1S EMeV_L2B

h_L1_L2B_SSD2_CH3 h_L1_L2B_SSD2_CH3 **Entries** Mean x 27.68 Mean y 19.71 28.72 Std Dev x Std Dev y EMeV_L1S

EMeV_L2B

h_L1_L2B_SSD2_CH4 h_L1_L2B_SSD2_CH4 **Entries** Mean x 27.43 Mean y 19.02 28.13 Std Dev x Std Dev y 26.23 EMeV_L1S EMeV_L2B

h_L1_L2B_SSD2_CH5 h_L1_L2B_SSD2_CH5 **Entries** Mean x 27.84 Mean y 18.53 28.57 Std Dev x Std Dev y 25.92 EMeV_L1S EMeV_L2B



h_L1_L2B_SSD2_CH7 h_L1_L2B_SSD2_CH7 200 **Entries** 28144 Mean x 27.51 180 Mean y 18.33 27.31 Std Dev x 160 Std Dev y 25.17 140 EMeV_L1S 120 15 100 80 10 60 40 5 20 150 200 250 50 100 EMeV_L2B

h_L1_L2B_SSD2_CH8 h_L1_L2B_SSD2_CH8 **Entries** Mean x 26.6 Mean y 17.95 26.26 Std Dev x Std Dev y 25.23 EMeV_L1S EMeV_L2B


h_L1_L2B_SSD2_CH9 h_L1_L2B_SSD2_CH9 **Entries** Mean x 26.56 Mean y 17.33 Std Dev x 26.28 Std Dev y 24.49 EMeV_L1S EMeV_L2B


h_L1_L2B_SSD2_CH10 h_L1_L2B_SSD2_CH10 200 25794 **Entries** 25.57 Mean x 180 Mean y 17.96 Std Dev x 25.74 160 Std Dev y 24.76 140 EMeV_L1S 120 15 100 80 10 60 40 5 20 150 200 250 50 100


EMeV_L2B


h_L1_L2B_SSD2_CH11 h_L1_L2B_SSD2_CH11 **Entries** Mean x 24.75 Mean y 18.76 26.81 Std Dev x Std Dev y 24.57 EMeV_L1S

EMeV_L2B













h_L1_L2B_SSD3_CH0 h_L1_L2B_SSD3_CH0 **Entries** Mean x 20.64 5.209 Mean y 19.84 Std Dev x Std Dev y 11.18 EMeV_L1S EMeV_L2B


h_L1_L2B_SSD3_CH1 h_L1_L2B_SSD3_CH1 **Entries** 21.07 Mean x Mean y 5.615 20.34 Std Dev x Std Dev y EMeV_L1S EMeV_L2B















































h_L1_L2B_SSD4_CH3 h_L1_L2B_SSD4_CH3 **Entries** Mean x 10.85 Mean y 3.163 10.29 Std Dev x Std Dev y 6.419 EMeV_L1S EMeV_L2B

h_L1_L2B_SSD4_CH4 h_L1_L2B_SSD4_CH4 70_E **Entries** 19296 Mean x 10.55 0 Mean y 3.232 60 Std Dev x 9.965 Std Dev y 6.882 80 50 EMeV_L1S 40 60 30 40 20 20 80 30 70 10 20 40 50 60 EMeV_L2B


h_L1_L2B_SSD4_CH5 h_L1_L2B_SSD4_CH5 70 22775 0 **Entries** Mean x 10.45 Mean y 3.206 60 9.854 Std Dev x Std Dev y 6.24 50 80 EMeV_L1S 40 60 30 40 20 20 10 80 30 70 10 20 40 50 60 EMeV_L2B

h_L1_L2B_SSD4_CH6 h_L1_L2B_SSD4_CH6 70_F **Entries** 23733 Mean x 10.3 3.349 Mean y 60 9.719 Std Dev x Std Dev y 6.509 50 100 EMeV_L1S 40 80 30 60 20 40 10 20 80 70 10 20 30 40 50 60 EMeV_L2B

h_L1_L2B_SSD4_CH7 h_L1_L2B_SSD4_CH7 70 **Entries** 23710 0 Mean x 10.14 Mean y 3.26 60 9.576 Std Dev x Std Dev y 6.044 50 100 EMeV_L1S 40 80 30 60 20 40 10 20 80 70 10 20 30 40 50 60 EMeV_L2B


h_L1_L2B_SSD4_CH8 h_L1_L2B_SSD4_CH8 **Entries** 23302 Mean x 10.31 0 Mean y 3.37 60 Std Dev x 9.76 Std Dev y 6.692 0 50 EMeV_L1S 80 40 60 30 40 20 20 10 80 70 10 20 30 40 50 60 EMeV_L2B

h_L1_L2B_SSD4_CH9 h_L1_L2B_SSD4_CH9 70 22692 **Entries** 10.29 Mean x Mean y 3.281 60 9.693 Std Dev x Std Dev y 6.392 50 EMeV_L1S 40 60 30 40 20 20 10 80 50 70 10 20 30 40 60 EMeV_L2B



h_L1_L2B_SSD4_CH11 h_L1_L2B_SSD4_CH11 70 22989 0 **Entries** Mean x 10.19 Mean y 3.497 60 9.808 0 Std Dev x Std Dev y 6.767 50 80 EMeV_L1S 40 60 30 40 20 20 10 80 70 10 20 30 40 50 60 EMeV_L2B

h_L1_L2B_SSD4_CH12 h_L1_L2B_SSD4_CH12 **Entries** 10.06 Mean x Mean y 3.496 9.592 0 Std Dev x Std Dev y 6.927 EMeV_L1S EMeV_L2B



h_L1_L2B_SSD4_CH14 h_L1_L2B_SSD4_CH14 70_F 20007 0 **Entries** Mean x 10.64 Mean y 3.248 60 9.902 Std Dev x Std Dev y 6.151 50 EMeV_L1S 60 40 30 40 20 20 10 80 70 20 30 40 50 60 EMeV_L2B

h_L1_L2B_SSD4_CH15 h_L1_L2B_SSD4_CH15 70 17570 **Entries** 10.84 0 Mean x Mean y 2.991 60 Std Dev x 9.828 Std Dev y 5.984 0 50 EMeV_L1S 80 40 60 30 40 20 20 10 80 70 20 30 40 50 60 EMeV_L2B