




SSD1_Csl0_L2L3_0010




SSD1_Csl0_L2L3_Cuts_0010




SSD1_Csl0_L2L3_Discard_0010




SSD1_Csl0_ModeStat_0010




SSD1_Csl0_L1L2_0010




SSD1_Csl0_L1L2_Cuts_0010




SSD1_Csl0_L1L2_Discard_0010




SSD1_CandiMulti_0010




SSD1_CsI1_L2L3_0010




SSD1_CsI1_L2L3_Cuts_0010




SSD1_CsI1_L2L3_Discard_0010




SSD1_CsI1_ModeStat_0010




SSD1_CsI1_L1L2_0010




SSD1_CsI1_L1L2_Cuts_0010




SSD1_CsI1_L1L2_Discard_0010




SSD1_CandiMulti_0010




SSD1_Csl2_L2L3_0010




SSD1_Csl2_L2L3_Cuts_0010




SSD1_Csl2_L2L3_Discard_0010




SSD1_Csl2_ModeStat_0010




SSD1_Csl2_L1L2_0010




SSD1_Csl2_L1L2_Cuts_0010




SSD1_Csl2_L1L2_Discard_0010




SSD1_CandiMulti_0010




SSD1_Csl3_L2L3_0010




SSD1_Csl3_L2L3_Cuts_0010




SSD1_Csl3_L2L3_Discard_0010




SSD1_Csl3_ModeStat_0010




SSD1_Csl3_L1L2_0010




SSD1_Csl3_L1L2_Cuts_0010




SSD1_Csl3_L1L2_Discard_0010




SSD1_CandiMulti_0010




SSD1_Csi4_L2L3_0010




SSD1_Csi4_L2L3_Cuts_0010




SSD1_Csi4_L2L3_Discard_0010




SSD1_Csi4_ModeStat_0010




SSD1_Csi4_L1L2_0010




SSD1_Csi4_L1L2_Cuts_0010




SSD1_Csi4_L1L2_Discard_0010




SSD1_CandiMulti_0010




SSD1_Csl5_L2L3_0010




SSD1_Csl5_L2L3_Cuts_0010




SSD1_Csl5_L2L3_Discard_0010




SSD1_Csl5_ModeStat_0010




SSD1_Csl5_L1L2_0010




SSD1_Csl5_L1L2_Cuts_0010




SSD1_Csl5_L1L2_Discard_0010




SSD1_CandiMulti_0010




SSD1_Csl6_L2L3_0010




SSD1_Csl6_L2L3_Cuts_0010




SSD1_Csl6_L2L3_Discard_0010




SSD1_Csl6_ModeStat_0010




SSD1_Csl6_L1L2_0010




SSD1_Csl6_L1L2_Cuts_0010




SSD1_Csl6_L1L2_Discard_0010




SSD1_CandiMulti_0010




SSD1_Csl7_L2L3_0010




SSD1_Csl7_L2L3_Cuts_0010




SSD1_Csl7_L2L3_Discard_0010




SSD1_Csl7_ModeStat_0010




SSD1_Csl7_L1L2_0010




SSD1_Csl7_L1L2_Cuts_0010




SSD1_Csl7_L1L2_Discard_0010




SSD1_CandiMulti_0010




SSD1_Csl8_L2L3_0010




SSD1_Csl8_L2L3_Cuts_0010




SSD1_Csl8_L2L3_Discard_0010




SSD1_Csl8_ModeStat_0010




SSD1_Csl8_L1L2_0010




SSD1_Csl8_L1L2_Cuts_0010




SSD1_Csl8_L1L2_Discard_0010




SSD1_CandiMulti_0010




SSD2_CsI0_L2L3_0010




SSD2_CsI0_L2L3_Cuts_0010




SSD2_CsI0_L2L3_Discard_0010




SSD2_CsI0_ModeStat_0010




SSD2_CsI0_L1L2_0010




SSD2_CsI0_L1L2_Cuts_0010




SSD2_CsI0_L1L2_Discard_0010




SSD2_CandiMulti_0010




SSD2_Csl1_L2L3_0010




SSD2_Csl1_L2L3_Cuts_0010




SSD2_Csl1_L2L3_Discard_0010




SSD2_Csl1_ModeStat_0010




SSD2_Csl1_L1L2_0010




SSD2_Csl1_L1L2_Cuts_0010




SSD2_Csl1_L1L2_Discard_0010




SSD2_CandiMulti_0010




SSD2_Csl2_L2L3_0010




SSD2_Csl2_L2L3_Cuts_0010




SSD2_Csl2_L2L3_Discard_0010




SSD2_Csl2_ModeStat_0010




SSD2_Csl2_L1L2_0010




SSD2_Csl2_L1L2_Cuts_0010




SSD2_Csl2_L1L2_Discard_0010




SSD2_CandiMulti_0010




SSD2_Csl3_L2L3_0010




SSD2_Csl3_L2L3_Cuts_0010




SSD2_Csl3_L2L3_Discard_0010




SSD2_Csl3_ModeStat_0010




SSD2_Csl3_L1L2_0010




SSD2_Csl3_L1L2_Cuts_0010




SSD2_Csl3_L1L2_Discard_0010




SSD2_CandiMulti_0010




SSD2_Csl4_L2L3_0010




SSD2_Csl4_L2L3_Cuts_0010




SSD2_Csl4_L2L3_Discard_0010




SSD2_Csl4_ModeStat_0010




SSD2_Csl4_L1L2_0010




SSD2_Csl4_L1L2_Cuts_0010




SSD2_Csl4_L1L2_Discard_0010




SSD2_CandiMulti_0010




SSD2_Csl5_L2L3_0010




SSD2_Csl5_L2L3_Cuts_0010




SSD2_Csl5_L2L3_Discard_0010




SSD2_Csl5_ModeStat_0010




SSD2_Csl5_L1L2_0010




SSD2_Csl5_L1L2_Cuts_0010




SSD2_Csl5_L1L2_Discard_0010




SSD2_CandiMulti_0010




SSD2_Csl6_L2L3_0010




SSD2_Csl6_L2L3_Cuts_0010




SSD2_Csl6_L2L3_Discard_0010




SSD2_Csl6_ModeStat_0010




SSD2_Csl6_L1L2_0010




SSD2_Csl6_L1L2_Cuts_0010




SSD2_Csl6_L1L2_Discard_0010




SSD2_CandiMulti_0010




SSD2_Csl7_L2L3_0010




SSD2_Csl7_L2L3_Cuts_0010




SSD2_Csl7_L2L3_Discard_0010




SSD2_Csl7_ModeStat_0010




SSD2_Csl7_L1L2_0010




SSD2_Csl7_L1L2_Cuts_0010




SSD2_Csl7_L1L2_Discard_0010




SSD2_CandiMulti_0010




SSD2_Csl8_L2L3_0010




SSD2_Csl8_L2L3_Cuts_0010




SSD2_Csl8_L2L3_Discard_0010




SSD2_Csl8_ModeStat_0010




SSD2_Csl8_L1L2_0010




SSD2_Csl8_L1L2_Cuts_0010




SSD2_Csl8_L1L2_Discard_0010




SSD2_CandiMulti_0010




SSD3_CsI0_L2L3_0010




SSD3_CsI0_L2L3_Cuts_0010




SSD3_CsI0_L2L3_Discard_0010




SSD3_CsI0_ModeStat_0010




SSD3_CsI0_L1L2_0010




SSD3_CsI0_L1L2_Cuts_0010




SSD3_CsI0_L1L2_Discard_0010




SSD3_CandiMulti_0010




SSD3_CsI1_L2L3_0010




SSD3_CsI1_L2L3_Cuts_0010




SSD3_CsI1_L2L3_Discard_0010




SSD3_CsI1_ModeStat_0010




SSD3_CsI1_L1L2_0010




SSD3_CsI1_L1L2_Cuts_0010




SSD3_CsI1_L1L2_Discard_0010




SSD3_CandiMulti_0010




SSD3_Csl2_L2L3_0010




SSD3_Csl2_L2L3_Cuts_0010




SSD3_Csl2_L2L3_Discard_0010




SSD3_Csl2_ModeStat_0010




SSD3_Csl2_L1L2_0010




SSD3_Csl2_L1L2_Cuts_0010




SSD3_Csl2_L1L2_Discard_0010




SSD3_CandiMulti_0010




SSD3_Csl3_L2L3_0010




SSD3_Csl3_L2L3_Cuts_0010




SSD3_Csl3_L2L3_Discard_0010




SSD3_Csl3_ModeStat_0010




SSD3_Csl3_L1L2_0010




SSD3_Csl3_L1L2_Cuts_0010




SSD3_Csl3_L1L2_Discard_0010




SSD3_CandiMulti_0010




SSD3_Csl4_L2L3_0010




SSD3_Csl4_L2L3_Cuts_0010




SSD3_Csl4_L2L3_Discard_0010




SSD3_Csl4_ModeStat_0010




SSD3_Csl4_L1L2_0010




SSD3_Csl4_L1L2_Cuts_0010




SSD3_Csl4_L1L2_Discard_0010




SSD3_CandiMulti_0010




SSD3_Csl5_L2L3_0010




SSD3_Csl5_L2L3_Cuts_0010




SSD3_Csl5_L2L3_Discard_0010




SSD3_Csl5_ModeStat_0010




SSD3_Csl5_L1L2_0010




SSD3_Csl5_L1L2_Cuts_0010




SSD3_Csl5_L1L2_Discard_0010




SSD3_CandiMulti_0010




SSD3_Csi6_L2L3_0010




SSD3_Csi6_L2L3_Cuts_0010




SSD3_Csi6_L2L3_Discard_0010




SSD3_Csi6_ModeStat_0010




SSD3_Csi6_L1L2_0010




SSD3_Csi6_L1L2_Cuts_0010




SSD3_Csi6_L1L2_Discard_0010




SSD3_CandiMulti_0010




SSD3_Csl7_L2L3_0010




SSD3_Csl7_L2L3_Cuts_0010




SSD3_Csl7_L2L3_Discard_0010




SSD3_Csl7_ModeStat_0010




SSD3_Csl7_L1L2_0010




SSD3_Csl7_L1L2_Cuts_0010




SSD3_Csl7_L1L2_Discard_0010




SSD3_CandiMulti_0010




SSD3_Csl8_L2L3_0010




SSD3_Csl8_L2L3_Cuts_0010




SSD3_Csl8_L2L3_Discard_0010




SSD3_Csl8_ModeStat_0010




SSD3_Csl8_L1L2_0010



SSD3_Csl8_L1L2_Cuts_0010




SSD3_Csl8_L1L2_Discard_0010




SSD3_CandiMulti_0010




SSD4_CsI0_L2L3_0010




SSD4_CsI0_L2L3_Cuts_0010




SSD4_CsI0_L2L3_Discard_0010




SSD4_CsI0_ModeStat_0010




SSD4_CsI0_L1L2_0010




SSD4_CsI0_L1L2_Cuts_0010




SSD4_CsI0_L1L2_Discard_0010




SSD4_CandiMulti_0010




SSD4_CsI1_L2L3_0010




SSD4_CsI1_L2L3_Cuts_0010




SSD4_CsI1_L2L3_Discard_0010




SSD4_CsI1_ModeStat_0010




SSD4_CsI1_L1L2_0010




SSD4_CsI1_L1L2_Cuts_0010




SSD4_CsI1_L1L2_Discard_0010




SSD4_CandiMulti_0010




SSD4_Csl2_L2L3_0010




SSD4_Csl2_L2L3_Cuts_0010




SSD4_Csl2_L2L3_Discard_0010




SSD4_Csl2_ModeStat_0010




SSD4_Csl2_L1L2_0010




SSD4_Csl2_L1L2_Cuts_0010




SSD4_Csl2_L1L2_Discard_0010




SSD4_CandiMulti_0010




SSD4_Csl3_L2L3_0010




SSD4_Csl3_L2L3_Cuts_0010




SSD4_Csl3_L2L3_Discard_0010




SSD4_Csl3_ModeStat_0010




SSD4_Csl3_L1L2_0010




SSD4_Csl3_L1L2_Cuts_0010




SSD4_Csl3_L1L2_Discard_0010




SSD4_CandiMulti_0010




SSD4_Csi4_L2L3_0010




SSD4_Csi4_L2L3_Cuts_0010




SSD4_Csi4_L2L3_Discard_0010




SSD4_Csi4_ModeStat_0010




SSD4_Csi4_L1L2_0010




SSD4_Csi4_L1L2_Cuts_0010




SSD4_Csi4_L1L2_Discard_0010




SSD4_CandiMulti_0010




SSD4_CsI5_L2L3_0010




SSD4_CsI5_L2L3_Cuts_0010




SSD4_CsI5_L2L3_Discard_0010




SSD4_CsI5_ModeStat_0010




SSD4_CsI5_L1L2_0010




SSD4_CsI5_L1L2_Cuts_0010




SSD4_CsI5_L1L2_Discard_0010




SSD4_CandiMulti_0010




SSD4_Csl6_L2L3_0010




SSD4_Csl6_L2L3_Cuts_0010




SSD4_Csl6_L2L3_Discard_0010




SSD4_Csl6_ModeStat_0010




SSD4_Csl6_L1L2_0010




SSD4_Csl6_L1L2_Cuts_0010




SSD4_Csl6_L1L2_Discard_0010




SSD4_CandiMulti_0010




SSD4_Csl7_L2L3_0010




SSD4_Csl7_L2L3_Cuts_0010




SSD4_Csl7_L2L3_Discard_0010




SSD4_Csl7_ModeStat_0010




SSD4_Csl7_L1L2_0010




SSD4_Csl7_L1L2_Cuts_0010




SSD4_Csl7_L1L2_Discard_0010




SSD4_CandiMulti_0010

 $r_{lost} = 17.0182\%$


SSD4_Csi8_L2L3_0010




SSD4_Csi8_L2L3_Cuts_0010




SSD4_Csi8_L2L3_Discard_0010




SSD4_Csi8_ModeStat_0010




SSD4_Csi8_L1L2_0010



SSD4_Csi8_L1L2_Cuts_0010



SSD4_Csi8_L1L2_Discard_0010



SSD4_CandiMulti_0010

