# Fusing Hybrid Remote Attestation with a Formally Verified Microkernel: Lessons Learned

Karim Eldefrawy, Norrathep Rattanavipanon, Gene Tsudik

HRL (Currently at SRI)

UCI

UCI

UCI



June 28, 2017 nrattana@uci.edu http://sprout.ics.uci.edu




## IoT/CPS/ES



We are aware of the ongoing service interruption of DNS network. For more information visit our status


6:02 PM - 21 Oct 2016

```
1 busybox cat /dev/urandom >/dev/mtdblock0 & busybox cat /dev/urandom >/dev/sda & busybox cat /dev/urandom >/dev/mtdblock10 & busybox cat /dev/urandom >/dev/mmc0 & busybox cat /dev/urandom >/dev/sdb & busybox cat /dev/urandom >/dev/sdb & busybox cat /dev/urandom >/dev/mmc0 & busybox cat /dev/urandom >/dev/mtd0 & busybox cat /dev/urandom >/dev/mtd0 & busybox cat / dev/urandom >/dev/mtd1 & busybox cat / bus
```



# **Remote Attestation (RA)**


- \* Remote verification of internal state of a prover by a verifier
  - Secure updates, deletion/erasure and resetting
- ★ Challenge-response protocol between
  - Trusted verifier : powerful entity
  - Untrusted prover : embedded device



# **Design of RA**

- ★ Hardware-only Attestation
  - Secure hardware (e.g. TPM)
  - Overkill for medium/low-end IoT/embedded devices
- **★** Software-only Attestation
  - A.k.a. timing-based attestation
  - Does not support multi-hop communication
  - Underlying assumptions (seriously) challenged [1]
- ★ Hybrid Attestation
  - Minimal hardware support for secure RA

First Hybrid Design in Remote Attestation for low-end microcontrollers (MCUs)




#### **Properties**

- 1) Exclusive Access to Key
- 2) No Leaks
- 3) Immutability
- 4) Uninterruptability
- 5) Controlled Invocation

K. Eldefrawy, et al. Secure & Minimal Architecture for Remote Trust, NDSS 2012.

A. Francillon, et al. A Minimalist Approach to Remote Attestation, DATE 2014.




#### **Properties**

- 1) Exclusive Access to Key
- 2) No Leaks
- 3) Immutability
- 4) Uninterruptability
- 5) Controlled Invocation

#### **Hardware Requirement**

- **★** ROM
- ★ MCU (bus) access controls



#### **Properties**

- 1) Exclusive Access to Key
- 2) No Leaks
- 3) Immutability
- 4) Uninterruptability
- 5) Controlled Invocation

#### **Hardware Requirement**

- **★** ROM
- ★ MCU (bus) access controls

Can be emulated using a formally verified software component

# Fusing Hybrid RA Design with seL4

### seL4

#### What is it?

- Formal verification of the kernel
  - Spec → Impl → Binary
- Capability-based access control
- Formally proven access control enforcement

## seL4

#### What is it?

- Formal verification of the kernel
  - Spec → Impl → Binary
- Capability-based access control
- Formally proven access control enforcement

#### Why?

- Emulate hardware-enforced access controls in SMART
- Provide isolation of Attestation Process

## seL4

#### What is it?

- Formal verification of the kernel
  - Spec → Impl → Binary
- Capability-based access control
- Formally proven access control enforcement

#### Why?

- Emulate hardware-enforced access controls in SMART
- Provide isolation of Attestation Process

#### How?

Map SMART properties into seL4 configuration

## **Deriving Configuration**

#### **SMART Properties**

- ★ Exclusive Access (E/A) to key
- ★ No leaks
- **★** Immutability
- **★** Uninterruptability
- ★ Controlled invocation



#### **Att Process Config.**


- ★ E/A to key
- ★ E/A to virtual space
- ★ E/A to executable
- ★ Secure boot of seL4 and att. process
- ★ Highest priority
- ★ E/A to Thread Control Block (TCB)

# **Our Approach - HYDRA**

- $\star$  Run Attestation Process ( $PR_{Att}$ ) as *initial user-space process* 
  - Contains capabilities to all objects, e.g. IPC, page and thread
  - Runs with highest scheduling priority
  - Manages the rest of user-space

# **Our Approach - HYDRA**

- $\star$  Run Attestation Process ( $PR_{Att}$ ) as *initial user-space process* 
  - Contains capabilities to all objects, e.g. IPC, page and thread
  - Runs with highest scheduling priority
  - Manages the rest of user-space
- ★ Only spawn new process that does not contain capabilities to  $PR_{Att}$ 's:
  - Executable/Key
  - Working virtual memory
  - TCB



# **Implementation**

➤ Prototype on I.MX6-SabreLite



https://boundarydevices.com/product/sabre-lite-imx6-sbc/

> Existing secure boot mechanism in Sabre Lite

# Challenges / Lessons Learned

# Challenges when using seL4

Formal verification of seL4 assumes:

- ★ Proper initialization of the kernel
  - Motivate using hardware-enforced secure boot

# Challenges when using seL4


Formal verification of seL4 assumes:

- ★ Proper initialization of the kernel
  - Motivate using hardware-enforced secure boot
- ★ Correct behavior of the underlying hardware
  - Sol: Run seL4 on top of a formally verified processor
  - O But does such hardware exist?
  - Not yet ... but possible in the future, e.g. CHERI ISA [1] based on Bluespec SystemVerilog [2]

# **Platform Specific Secure Boot**

- ★ Requires configurable/programmable secure boot
  - Not easy to find in commercial development boards

- ★ SabreLite's High Assurance Boot (HAB)
  - Based on a digital signature scheme
  - Configurable through ROM APIs



## **Ensuring Freshness of Attestation Requests**

- ★ Computational Denial-of-Service from:
  - Bogus requests
  - Delay, replay or reordering attacks
- ★ Solution: Verify requests!
  - Requires timestamp generated by a reliable read-only clock.
  - Read-only property can be enforced using seL4's capability.
  - Reliable property requires a (semi-synchronous) real-time clock.



## **Ensuring Freshness of Attestation Requests**


- ★ No real-time clock driver implementation in Sabre Lite.
- ★ Workaround by generating pseudo-timestamp using a counter + a secondary storage
  - $\circ$  When  $PR_{\Delta tt}$  starts, it loads  $T_0$  that was saved before the last reboot.
  - When the **first** request arrives, check its timestamp ( $T_1$ ) with  $T_0$
  - $\circ$  Verify request. If success, keep track of  $T_1$  and start counter.
  - $\circ$   $TS = T_1 + \text{counter value}$
  - Periodically store TS

## Conclusion

- First hybrid design for Remote Attestation using a formally verified microkernel (seL4)
  - Emulate certain properties that were previously only realizable using hardware features
- Prototype on commercially available platform
- Challenges
  - > seL4 assumptions
  - > Secure boot
  - > Timestamp generation

# Questions?


## References





## **Ensuring Freshness of Attestation Requests**


★ No real-time clock driver implementation in Sabre Lite.


★ Workaround by generating pseudo-timestamp using a counter + a secondary storage











# **Implementation**

Prototype on I.MX6-SabreLite and Odroid-XU4





https://boundarydevices.com/product/sabre-lite-imx6-sbc/

http://www.hardkernel.com/main/products/prdt\_info.php

> Existing secure boot mechanism in Sabre Lite

## **Ensuring Freshness of Attestation Requests**

- ★ No real-time clock driver implementation in Sabre Lite.
- ★ Workaround by generating pseudo-timestamp using a counter + a secondary storage
  - $\circ$  Upon starting,  $PR_{\Delta tt}$  loads  $T_0$  that was saved before the last reboot.
  - $\circ$  When the **first** request arrives, check its timestamp ( $T_1$ ) with  $T_0$
  - $\circ$  Verify request. If success, keep track of  $T_1$  and start counter.
  - $\circ$  TS =  $T_1$  + counter value
  - Periodically store TS

