

ex_alu

ex_ra_data/ex_rb_data就是alu的两个源操作数，其来自于rf2ex_ra_data_t0/1/2/3，再往前来自于gpr2rf_rs0_data_t0 可以参考[MVPGPU-Sim Architecture Manual](#)中微架构流水线一节

疑问一

- 负数是以补码形式存在，因此是取反+1

```
input [`MVP_GPGPU_DATA_WIDTH-1 :0] ex_ra_data;
input [`MVP_GPGPU_DATA_WIDTH-1 :0] ex_rb_data;
wire [`MVP_GPGPU_DATA_WIDTH-1:0] arith_add_ina;
```

//这里相当于是确定alu的操作数

1. abs指令的话ina拿到的就是取绝对值之后的数|ex_ra_data|
2. add, sub, add_si, add_ui指令直接取ex_ra_data

```
assign arith_add_ina = {32{instr_abs}} & (ex_ra_data[31] ? ~ex_ra_data :
ex_ra_data) |
                                {32{instr_add | instr_sub | instr_add_si | instr_add_ui}} &
ex_ra_data;
```

```
assign arith_add_inb = {32{instr_abs}} & ({31'h0,ex_ra_data[31]}) |
                                {32{instr_add}} & ex_rb_data |
                                {32{instr_add_si}} & simm32 |
                                {32{instr_add_ui}} & uimm32 |
                                {32{instr_sub}} & ~ex_rb_data;
```

疑问二

-- JPLNK**Jump and link --****Name:** jplnk**Opcode (Lv1):** 0x13**Opcode (Lv2):** -**Decode Form:****Functional Group:** alu-br**Syntax:** jplnk instr_index

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

jplnk 010011	Instr_index
-----------------	-------------

Purpose: To execute a procedure call within the current 256 MB-aligned region**Description:** Place the return address link in GPR[31]. The return link is the address of the second instruction following the branch, at which location execution continues after a procedure call.

This is a PC-region branch (not PC-relative); the effective target address is in the “current” 256 MB-aligned region.

The low 28 bits of the target address is the *instr_index* field shifted left 2 bits. The remaining upper bits are the corresponding bits of the address of the Jump instruction Jump to the effective target address.**Operation:** **I:** GPR[31] ← PC + 4**I+1:** PC ← PC_{GPREN-1...28} || instr_index || 0²

- 表示当前PC region的256MB范围内

```
//mvp_gpgpu_rf_instr_dec 模块会根据op1进行识别当前指令是否是jplnk指令，从而对
is2rf_jp_jplnk进行赋值
```

```
`define MVP_GPGPU_PC_WIDTH 32
```

```
`define MVP_GPGPU_INSTR_WIDTH 32
```

```
input [`MVP_GPGPU_INSTR_WIDTH-1:0] is2rf_instr_t1;
```

```
input [`MVP_GPGPU_PC_WIDTH-3:0] is2rf_instr_t1_pc;
```

```
wire is2rf_jp_jplnk[`MVP_GPGPU_HTHREADS-1:0];
```

```
rf2ex_ra_data_t1 <= is2rf_jp_jplnk[1] ? {is2rf_instr_t1_pc[29:26],
```

```
is2rf_instr_t1[25:0], 2'b0} :
```

```
is2rf_ra_by_t1_vld ? (is2rf_ra_by_t1 == `MVP_GPGPU_WB2RF_BYP ?
```

```
wb2rf_byp_data_t1 : fp2rf_byp_data_t1) : (is2rf_gpr0_t1[0] ? 'h0 :  
gpr2rf_rs0_data_t1);
```