









shield clips

Diagram illustrating the connection of shield clips to ground (GND). The clips are arranged in a grid, and each clip is connected to GND via a red line. The clips are labeled as follows:

- Row 1: CLIP1, CLIP2, CLIP3, CLIP4, CLIP5, CLIP30, CLIP31
- Row 2: CLIP6, CLIP7, CLIP8, CLIP9, CLIP10, CLIP27
- Row 3: CLIP11, CLIP12, CLIP13, CLIP14, CLIP15, CLIP28
- Row 4: CLIP16, CLIP17, CLIP18, CLIP19, CLIP20, CLIP29
- Row 5: CLIP21, CLIP22, CLIP23, CLIP24, CLIP25, CLIP26










Copyright WUT 2017

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment		ARTIQ/SINARA	
Document		Designer	G.K.
		Drawn by	G.K.
		Check by	-
		Last Mod.	-
File		LVDS_IFC_DDS.SchDoc	
		Print Date	11.01.2018 01:09:30
		Sheet	2 of 7
Warsaw Univeristy of Technology		ISE	ARTIQ
Nowowiejska 15/19		Size	A3
		Rev	-




EEM Connector
All signals are LVDS, in case of Metlino VCC is 1.8V
I2C is 3.3V LVCMOS
P3V3_MP can handle up to 20mA
P12V0 current is up to 1A




Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.





Project/Equipment	ARTIQ/SINARA	
Document	LVDS to LVTTL interface & EEM connector	
Designer	G.K.	XX/XX/XXXX
Drawn by	G.K.	-
Check by	-	11.01.2018
Last Mod.	-	-
File	LVDS_IFC_DDS.SchDoc	
Print Date	11.01.2018 01:09:30	Sheet 2 of 7
Warsaw Univeristy of Technology ISE		ARTIQ
Nowowiejska 15/19		A3





ADR: 1001 000




Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (http://ohwr.org/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.




Power budget (max ratings):		
	AD9912 variant(mA)	AD9910 variant(mA)
P3V3:		
LVDS interface 4x	660	660
LVDS load 4x24mA	96	96
CPLD	100	100
Si53312-B-GM	240	240
Si53304	-	200
DDS AVDD3	4*(9,6+31)=133,6	4*29=116
DDS DVDDIO	4*3=12	4*11=44
TOTAL P3V3	1121	1346
TOTAL POWER	3.7	4.4
P1V8:		
DDS AVDD	4*(48+136)=736	4*110=440
DDS DVDD	4*246=984	4*222=888
TOTAL P1V8	1720	1328
TOTAL POWER	3,096	2.39
P5V0		
HMC542BLP4E	4*2.9=11.6	4*2.9=11.6
HMC349LP4C	4*3.5=14	4*3.5=14
TOTAL 5V0	25.6	25.6
TOTAL POWER	0,125	0,125
P7V0		
ERA-3XSM+	4*35=150	4*35=150
TOTAL POWER	1.05	1.05
DC/DC converter losses		
TPS62175 eff .95	0,05*(.27+0,026)*7,5=0.11	0,05*(.27+0,026)*7,5=0.11
LTM:3.6V eff .9	0.1*1,321*3,6=0.47	0.1*1,346*3,6=0.48
LTM:2V eff .87	0.13*1,721*2=0.44	0.13*1.328*2=0.34
LDO losses		
2V->1.8V	0.34	0.26
3.6V->3.3V	0.396	0.4
7.5V->7V	0.135	0.135
7.5V->5V	0,064	0,064
Total power from 12V 9.95W		9.45
Total current from 12V 0.83A		0.75A



Jumpers R57/R59 and R58/C28 select between filter options



Digital Attenuator




With about 1dBm out of the DDS, 0.5 dB insertion loss from the Balun, 0.5 dB from the lowpass, 1.5 dB from the attenuator, we need a 9dB T-pad to attenuate that before the ERA-3+ with 23 dB gain and P1dB of 13 dBm at our frequencies.

$R137 \text{ power} = 35\text{mA}^2 \times 100 = 0.12\text{W}$

Amplifier 23 dB gain and 13 dBm P1dB

SPDT switch



Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v1.1. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.1 for applicable conditions.


Project/Equipment		ARTIQ/SINARA	
Document		Designer	G.K.
	<div>Output stage : <i>Attenuator, amplifier and filter</i></div>	Drawn by	G.K.
		Check by	-
		Last Mod. -	10.01.2018
		File	DDS_OUT_channel.SchDoc
		Print Date	11.01.2018 01:09:30
Warsaw Univeristy of Technology ISE Nowowiejska 15/19		Sheet	4 of 7
		Size	A3
		Rev	-

Copyright WUT 2017

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment		ARTIQ/SINARA	
Document		Designer	G.K.
<div>ARTIQ</div> <div>Warsaw University of Technology</div> <div>Nowowiejska 15/19</div>		Drawn by	G.K.
		Check by	-
		Last Mod.	10.01.2018
File		DDS_OUT_channel.SchDoc	
Print Date		11.01.2018 01:09:31	Sheet 4 of 7
		Size	A3
		Rev	-

Output stage :
Attenuator, amplifier and filter




Copyright WUT 2017

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment		ARTIQ/SINARA	
Document		Designer	G.K.
<div>ARTIQ</div>		Drawn by	G.K.
		Check by	-
		Last Mod.	10.01.2018
File		DDS_OUT_channel.SchDoc	
Print Date		11.01.2018 01:09:31	Sheet 4 of 7
Warsaw University of Technology		ISE	ARTIQ
Nowowiejska 15/19		Size	A3
		Rev	-


Output stage :
Attenuator, amplifier and filter



Copyright WUT 2017

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment		ARTIQ/SINARA	
Document		Designer	G.K.
<div><div></div><div>Output stage : Attenuator, amplifier and filter</div></div>		Drawn by	G.K.
		Check by	-
		Last Mod.	10.01.2018
File		DDS_OUT_channel.SchDoc	
Print Date		11.01.2018 01:09:31	Sheet 4 of 7
Warsaw University of Technology		ISE	ARTIQ
Nowowiejska 15/19		Size	A3
		Rev	-



Clock Mode Select. Set to GND when connecting a crystal to the system clock input (Pin 27 and Pin 28). Pull up to 1.8 V when using either an oscillator or an external clock source.

separate RSET and loop filter components due to layout constraints

System Clock Multiplier Loop Filter. When using the frequency multiplier to drive the system clock, an external loop filter must be constructed and attached to this pin. This pin should be pulled down to ground with 1 kΩ resistor when the system clock PLL is bypassed

Loop filter calculation:
Reference input frequency : 50MHz
PFD : 50MHz
multiplication factor: 20
system clock frequency : 1GHz
desired phase margin: 65deg
Open loop BW: 1.6MHz

Clock must be AC coupled

Power-Down. When this active high pin is asserted, the device becomes inactive and enters the full power down state. This pin has an internal 50 kΩ pull-down resistor.

Cannot open file
D:\Dropbox\DESIGNS\MTCA_projects\SINARA\ARTIQ_ALTITUM\Kasli\3U\PCB_3U_D
DS\Sx_table.PNG

PIN37 is not used but must be powered 1.8 or 3.3

Loop filter calculation:
Reference input frequency :
31.25MHz
PFD : 31.25MHz
multiplication factor:32
system clock frequency : 1GHz
desired phase margin: 45deg
Open loop BW: 3MHz

separate RSET and loop filter components due to layout constraints

Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.




Warsaw University of Technology
Nowowiejska 15/19

ISE

ARTIQ

Project/Equipment		ARTIQ/SINARA	
Document		9910 & 9912 DDS	
Designer		G.K.	
Drawn by		G.K.	XX/XX/XXXX
Check by			
Last Mod. -			11.12.2017
File		DDS_channel.SchDoc	
Print Date		11.01.2018 01:09:32	
Sheet		5 of 7	
Size		A3	
Rev		-	



Clock Mode Select. Set to GND when connecting a crystal to the system clock input (Pin 27 and Pin 28). Pull up to 1.8 V when using either an oscillator or an external clock source.

separate RSET and loop filter components due to layout constraints

System Clock Multiplier Loop Filter. When using the frequency multiplier to drive the system clock, an external loop filter must be constructed and attached to this pin. This pin should be pulled down to ground with 1 kΩ resistor when the system clock PLL is bypassed

Loop filter calculation:
Reference input frequency : 50MHz
PFD : 50MHz
multiplication factor: 20
system clock frequency : 1GHz
desired phase margin: 65deg
Open loop BW: 1.6MHz

Clock must be AC coupled

Power-Down. When this active high pin is asserted, the device becomes inactive and enters the full power down state. This pin has an internal 50 kΩ pull-down resistor.

Cannot open file
D:\Dropbox\DESIGNS\MTCA_projects\SINARA\ARTIQ_ALTITUM\Kasli\3U\PCB_3U_D
DS\Sx_table.PNG

PIN37 is not used but must be powered 1.8 or 3.3

Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v1.1. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.1 for applicable conditions.





Warsaw University of Technology
Nowowiejska 15/19

ISE










ARTIQ

Project/Equipment		ARTIQ/SINARA	
Document		9910 & 9912 DDS	
Designer		G.K.	
Drawn by		G.K.	XX/XX/XXXX
Check by			
Last Mod.		-	11.12.2017
File		DDS_channel.SchDoc	
Print Date		11.01.2018 01:09:33	
Sheet		5 of 7	
Size		A3	
Rev		-	









Project/Equipment		ARTIQ/SINARA	
	<p><i>Clock distribution and generation</i></p>	Designer	G.K.
		Drawn by	G.K.
		Check by	-
		Last Mod.	-
		File	CLK_INPUT.SchDoc
		Print Date	11.01.2018 01:09:33
Warsaw University of Technology Nowowiejska 15/19		ISE	Sheet 6 of 7 Site A3 Rev -

IC10A
XC2C128-6TQG144C




IFC_MODE_SEL3 moved to pin 112, instead R148 is connected.





Copyright WUT 2017


This documentation describes Open Hardware and is licensed under the CERN OHL v1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v1.1. (<http://ohw.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.1 for applicable conditions.


Project/Equipment		ARTIQ/SINARA	
Document		Designer	G.K.
CPLD logic & option switches		Drawn by	G.K.
		Check by	-
		Last Mod.	11.01.2018
File		CTRL_LOGIC.SchDoc	
Print Date		11.01.2018 01:09:34	Sheet 7 of 7
Warsaw University of Technology		ISE	ARTIQ
Nowowiejska 15/19		Size	A3
		Rev	-

























Urknul v1.1
ARTIO



IC1B

IC1B

IC9A

IC9B

IC8A

IC8B