






ADR: 1001 000



One of Two RF filters can be used switchable by the two jumpers (R57/59 and R58/C28) for jumper configuration see ADC_channel sheet
Populate Filter Components according to individual project design
For Custom Filter reference design and Possible configurations (as AWR MWO projects) are found in documentation folder



F clk max = 30MHz



With about 1dBm out of the DDS, 0.5 dB insertion loss from the Balun, 0.5 dB from the lowpass, 1.5 dB from the attenuator, we need a 9dB T-pad to attenuate that before the ERA-3+ with 23 dB gain and P1dB of 13 dBm at our frequencies.


R137 power = $35\text{mA}^2 \times 100 = 0.12\text{W}$

Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v1.1. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.1 for applicable conditions.

Amplifier
~23 dB gain and 13 dBm P1dB

Digital Attenuator

SPDT switch



Project/Equipment		ARTIQ/SINARA	
Document		Designer G.K.	
		Drawn by G.K.	
		Check by -	
		Last Mod. -	
		File DDS_OUT_channel.SchDoc	
		Print Date 21.09.2017 01:14:47	
		Sheet 4 of 7	
		Size A3	
		Rev -	


Output stage :
Attenuator, amplifier and filter




Warsaw University of Technology ISE
Nowowiejska 15/19

ARTIQ

One of Two RF filters can be used switchable by the two jumpers (R57/59 and R58/C28) for jumper configuration see ADC_channel sheet
Populate Filter Components according to individual project design
For Custom Filter reference design and Possible configurations (as AWR MWO projects) are found in documentation folder



F clk max = 30MHz








Table 8. Default Power-Up Frequency Options for 1 GHz System Clock

Status Pin				SYSClk Input Mode	Output Frequency (MHz)
S4	S3	S2	S1		
0	0	0	0	Xtal/PLL	0
0	0	0	1	Xtal/PLL	38.87939
0	0	1	0	Xtal/PLL	51.83411
0	0	1	1	Xtal/PLL	61.43188
0	1	0	0	Xtal/PLL	77.75879
0	1	0	1	Xtal/PLL	92.14783
0	1	1	0	Xtal/PLL	122.87903
0	1	1	1	Xtal/PLL	155.51758
1	0	0	0	Direct	0
1	0	0	1	Direct	38.87939
1	0	1	0	Direct	51.83411
1	0	1	1	Direct	61.43188
1	1	0	0	Direct	77.75879
1	1	0	1	Direct	92.14783
1	1	1	0	Direct	122.87903
1	1	1	1	Direct	155.51758






Table 8. Default Power-Up Frequency Options for 1 GHz System Clock

Status Pin				SYSCLK Input Mode	Output Frequency (MHz)
S4	S3	S2	S1		
0	0	0	0	Xtal/PLL	0
0	0	0	1	Xtal/PLL	38.87939
0	0	1	0	Xtal/PLL	51.83411
0	0	1	1	Xtal/PLL	61.43188
0	1	0	0	Xtal/PLL	77.75879
0	1	0	1	Xtal/PLL	92.14783
0	1	1	0	Xtal/PLL	122.87903
0	1	1	1	Xtal/PLL	155.51758
1	0	0	0	Direct	0
1	0	0	1	Direct	38.87939
1	0	1	0	Direct	51.83411
1	0	1	1	Direct	61.43188
1	1	0	0	Direct	77.75879
1	1	0	1	Direct	92.14783
1	1	1	0	Direct	122.87903
1	1	1	1	Direct	155.51758







Table 8. Default Power-Up Frequency Options for 1 GHz System Clock

Status	S4	S3	S2	S1	SYSCLOCK Input Mode	Output Frequency (MHz)
0	0	0	0	0	Xtal/PLL	0
0	0	0	0	1	Xtal/PLL	38.87939
0	0	1	0	0	Xtal/PLL	51.83411
0	0	1	1	0	Xtal/PLL	61.43188
0	1	0	0	1	Xtal/PLL	77.75879
0	1	0	1	0	Xtal/PLL	92.14783
0	1	1	0	0	Xtal/PLL	122.87903
0	1	1	1	1	Xtal/PLL	155.51758
1	0	0	0	0	Direct	0
1	0	0	1	0	Direct	38.87939
1	0	1	0	0	Direct	51.83411
1	0	1	1	0	Direct	61.43188
1	1	0	0	1	Direct	77.75879
1	1	0	1	0	Direct	92.14783
1	1	1	0	0	Direct	122.87903
1	1	1	1	1	Direct	155.51758

Copyright WUT 2017

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.



Project/Equipment

ARTIQ/SINARA

Document

9910 & 9912 DDS

Designer

G.K.

Drawn by

G.K.

Check by

-

Last Mod.

-

File

DDS_channel.SchDoc

Print Date

21.09.2017 01:14:49

Sheet

5 of 7

Size

A3

Rev

-

Warsaw University of Technology

ISE

Nowowiejska 15/19



ARTIQ



Table 8. Default Power-Up Frequency Options for 1 GHz System Clock

Status Pin					SYSCLK Input Mode	Output Frequency (MHz)
S4	S3	S2	S1			
0	0	0	0		Xtal/PLL	0
0	0	0	1		Xtal/PLL	38.87939
0	0	1	0		Xtal/PLL	51.83411
0	0	1	1		Xtal/PLL	61.43188
0	1	0	0		Xtal/PLL	77.75879
0	1	0	1		Xtal/PLL	92.14783
0	1	1	0		Xtal/PLL	122.87903
0	1	1	1		Xtal/PLL	155.51758
1	0	0	0		Direct	0
1	0	0	1		Direct	38.87939
1	0	1	0		Direct	51.83411
1	0	1	1		Direct	61.43188
1	1	0	0		Direct	77.75879
1	1	0	1		Direct	92.14783
1	1	1	0		Direct	122.87903
1	1	1	1		Direct	155.51758

Copyright WUT 2017

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

















Copyright WUT 2017

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

IC10A
XC2C128-6TQG144C




IC10B
XC2C128-6TQG144C



Copyright WUT 2017

This documentation describes Open Hardware and is licensed under the CERN OHL v1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v1.1. (<http://ohw.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.1 for applicable conditions.

Project/Equipment		ARTIQ/SINARA	
Document		Designer	G.K.
CPLD logic & option switches		Drawn by	G.K.
		Check by	-
		Last Mod.	20.09.2017
File		CTRL_LOGIC.SchDoc	
Print Date		21.09.2017 01:14:50	Sheet 7 of 7
Warsaw University of Technology		ISE	ARTIQ
Nowowiejska 15/19		Size	A3
		Rev	-



3U DDS rev 1.0 WUT ISE 2017

