





This module connects to Kasli or to VHDCI Metlino breakout board
All signals are LVDS, in case of Metlino VCC is 1.8V
I2C is 3.3V LVCMOS
P3V3_MP can handle up to 20mA
P12V0 current is up to 1A



Copyright WUT 2017

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment ARTIQ/SINARA

Document




**LVDS to LVTTL
interface & EEM connector**

Warsaw University of Technology ISE
Nowowiejska 15/19





Designer	G.K.	
Drawn by	G.K.	XX/XX/XXXX
Check by	-	17.09.2017
Last Mod.	-	
File	LVDS_IFC_DDS.SchDoc	
Print Date	17.09.2017 22:39:57	Sheet 2 of 7

ARTIQ

Size A3
Rev -






This module connects to Kasli or to VHDCI Metlino breakout board
All signals are LVDS, in case of Metlino VCC is 1.8V
I2C is 3.3V LVCMOS
P3V3_MP can handle up to 20mA
P12V0 current is up to 1A



Copyright WUT 2017


This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment	ARTIQ/SINARA	
Document	LVDS to LVTTL interface & EEM connector	
Designer	G.K.	
Drawn by	G.K.	XX/XX/XXXX
Check by	-	17.09.2017
Last Mod.	-	
File	LVDS_IFC_DDS.SchDoc	
Print Date	17.09.2017 22:39:57	Sheet 2 of 7
Warsaw University of Technology ISE		ARTIQ
Nowowiejska 15/19		A3




<p>RA</p> <p><i>er supply</i></p> <p><i>C & LDOs</i></p>		<p>Designer G.K.</p> <p>Drawn by G.K.</p> <p>Check.by -</p> <p>Last Mod. -</p> <p>File Supply_DDS.SchDoc</p> <p>Print Date 17.09.2017 22:39:58</p>	<p>XX/XX/XXXX</p> <p>-</p> <p>17.09.2017</p>	<p>Sheet 3 of 7</p> <p>Size A3</p> <p>Rev -</p>
<p>ology ISE</p>		<p>ARTIQ</p>		

One of Two RF filters can be used switchable by the two jumpers (R57/59 and R58/C28) for jumper configuration see ADC_channel sheet
Populate Filter Components according to individual project design
For Custom Filter reference design and Possible configurations (as AWR MWO projects) are found in documentation folder



F clk max = 30MHz




With about 1dBm out of the DDS, 0.5 dB insertion loss from the Balun, 0.5 dB from the lowpass, 1.5 dB from the attenuator, we need a 9dB T-pad to attenuate that before the ERA-3+ with 23 dB gain and P1dB of 13 dBm at our frequencies.

R5 power = $65\text{mA}^2 \cdot 39 = 0.16\text{W}$

Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v1.1. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.1 for applicable conditions.

Amplifier
~23 dB gain and 13 dBm P1dB

SPDT switch




Project/Equipment	ARTIQ/SINARA	Designer	G.K.
Document		Drawn by	G.K.
		Check by	-
		Last Mod.	17.09.2017
File	DDS_OUT_channel.SchDoc	Print Date	17.09.2017 22:39:58
		Sheet	4 of 7
		Size	A3
		Rev	-

Output stage :
Attenuator, amplifier and filter


Warsaw University of Technology ISE
Nowowiejska 15/19

ARTIQ

One of Two RF filters can be used switchable by the two jumpers (R57/59 and R58/C28) for jumper configuration see ADC_channel sheet
Populate Filter Components according to individual project design
For Custom Filter reference design and Possible configurations (as AWR MWO projects) are found in documentation folder



F clk max = 30MHz




With about 1dBm out of the DDS, 0.5 dB insertion loss from the Balun, 0.5 dB from the lowpass, 1.5 dB from the attenuator, we need a 9dB T-pad to attenuate that before the ERA-3+ with 23 dB gain and P1dB of 13 dBm at our frequencies.

$R5 \text{ power} = 65\text{mA}^2 \times 39 = 0.16\text{W}$



Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v1.1. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.1 for applicable conditions.


Amplifier
~23 dB gain and 13 dBm P1dB

SPDT switch








Project/Equipment		ARTIQ/SINARA	
Document		Output stage : Attenuator, amplifier and filter	
Designer		G.K.	
Drawn by		G.K.	XX/XX/XXXX
Check by		-	
Last Mod.		-	17.09.2017
File		DDS_OUT_channel.SchDoc	
Print Date		17.09.2017 22:39:58	Sheet 4 of 7
Warsaw University of Technology ISE		ARTIQ	Size A3 Rev -





Status Pin				SYSCLK Input Mode	Output Frequency (MHz)
S4	S3	S2	S1		
0	0	0	0	Xtal/PLL	0
0	0	0	1	Xtal/PLL	38.87939
0	0	1	0	Xtal/PLL	51.83411
0	0	1	1	Xtal/PLL	61.43188
0	1	0	0	Xtal/PLL	77.75879
0	1	0	1	Xtal/PLL	92.14783
0	1	1	0	Xtal/PLL	122.87903
0	1	1	1	Xtal/PLL	155.51758
1	0	0	0	Direct	0
1	0	0	1	Direct	38.87939
1	0	1	0	Direct	51.83411
1	0	1	1	Direct	61.43188
1	1	0	0	Direct	77.75879
1	1	0	1	Direct	92.14783
1	1	1	0	Direct	122.87903
1	1	1	1	Direct	155.51758





Clock Mode Select. Set to GND when connecting a crystal to the system clock input (Pin 27 and Pin 28). Pull up to 1.8 V when using either an oscillator or an external clock source.




Clock must be AC coupled

Power-Down. When this active high pin is asserted, the device becomes inactive and enters the full power down state. This pin has an internal 50 kΩ pull-down resistor.

System Clock Multiplier Loop Filter. When using the frequency multiplier to drive the system clock, an external loop filter must be constructed and attached to this pin. This pin should be pulled down to ground with 1 kΩ resistor when the system clock PLL is bypassed

Table 8. Default Power-Up Frequency Options for 1 GHz System Clock					
Status Pin					
S4	S3	S2	S1	SYSCLOCK Input Mode	Output Frequency (MHz)
0	0	0	0	Xtal/PLL	0
0	0	0	1	Xtal/PLL	38.87939
0	0	1	0	Xtal/PLL	51.83411
0	0	1	1	Xtal/PLL	61.43188
0	1	0	0	Xtal/PLL	77.75879
0	1	0	1	Xtal/PLL	92.14783
0	1	1	0	Xtal/PLL	122.87903
0	1	1	1	Xtal/PLL	155.51758
1	0	0	0	Direct	0
1	0	0	1	Direct	38.87939
1	0	1	0	Direct	51.83411
1	0	1	1	Direct	61.43188
1	1	0	0	Direct	77.75879
1	1	0	1	Direct	92.14783
1	1	1	0	Direct	122.87903
1	1	1	1	Direct	155.51758

Copyright WUT 2017
This documentation describes Open Hardware and is licensed under the CERN OHL v1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v1.1. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.1 for applicable conditions.



Project/Equipment
ARTIQ/SINARA

Document
9910 & 9912 DDS

Designer	G.K.	
Drawn by	G.K.	XX/XX/XXXX
Check by		
Last Mod.	-	17.09.2017
File	DDS_channel.SchDoc	
Print Date	17.09.2017 22:40:01	Sheet 5 of 7

Warsaw University of Technology
Nowowiejska 15/19

ISE



ARTIQ

Size

Rev


A3


-




Copyright WUT 2017


This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

































3U DDS rev 1.0 WUT ISE 2017









「 〃 ●

「 〃

「 〃 ●

「 〃

「 〃 ●

「 〃

「 〃 ●

「 〃

」 ●

●
」
」

「 〃 ●

「 〃 ●

「 〃

「 〃

「 〃 ●

「 〃 ●

「 〃

「 〃

●
」

」 ●

」
」
」
」