




Copyright WUT 2017


This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Project/Equipment	KASLI 3U subsystem			Designer	G.K.	
Document	<div> <div>3U boards tester</div> <div> <div> <div>Cannot open file</div> <div>D:\Dropbox\DESIGN\MTCA projects\SI</div> </div> <div> <div>Warsaw University of Technology</div> <div>Nowowiejska 15/19</div> </div> <div>ISE</div> </div> </div>			Drawn by	G.K.	XX/XX/XXXX
				Check by	-	
				Last Mod. -		17.01.2018
				File	PCB_3U_Tester.schdoc	
				Print Date	17.01.2018	02:02:32
				Sheet	-	of -
				Size	A3	Rev -









Layer	Name	Material	Thickness	Constant	Board Layer Stack
1	TopOverlay				
2	TopSolder	Solder Resist	0.010mm	3.5	
3	Top	Copper	0.036mm		
4	Dielectric1	FR-4	0.381mm	4.8	
5	MP(GND)	Copper	0.036mm		
6	Dielectric 3		0.254mm	4.2	
7	L3	Copper	0.036mm		
8	Dielectric 4		0.127mm	4.2	
9	Bot	Copper	0.036mm		
10	BottomSolder	Solder Resist	0.010mm	3.5	
11	BottomOverlay				

