## Computer Architecture HW#1

Qı.

 $P_1: \frac{3GHz}{1.5} = 2 \times 10^9$  instructions per second

$$P_2: \frac{2.5 \text{ GHz}}{1.0} = 2.5 \times 10^9 \text{ instructions per second}$$

(B) number of cycles = Clock Rate x Execution time

number of instructions = number of Cycles / CPI

ii) Instructions

P1: 3×10<sup>10</sup>/1.7 =2.0×10<sup>10</sup> instructions

P2: 2.5x1010/1.0 = 2.5x1010 instructions

P3: 4.0 x 10 0/2.2 & 1.82 x 10 0 instructions

(() execution time ((PV Time) = 
$$\frac{CPU \text{ Clock Cycles}}{Clock \text{ Rate}} = \frac{\text{Instruction Count} \times CPI}{Clock \text{ Rate}}$$

$$(1-\frac{20}{100})$$
 x execution time = IC x  $(1+\frac{20}{100})$  x CPI/Clock Rate'

## Q1.

Capacitive load = 
$$2 \times \frac{90 \text{ W}}{(1.25 \text{ W})^2 \times 36 \text{ GHz}} = 32 \text{ mF}$$

```
(B) Percentage of Static Power in Total Dissipated Power = (Promotive Potentia) x100
     · Pentium 4 Prescott: low 100 = 10%
    · Core it luy Bridge : 30W+40W x 100 ≈ 42.86 %
     Ratio of static power to dynamic power = Pstatic
Pdynamic
```

• Pentium 4 Prescott :  $\frac{10W}{90W} = \frac{1}{9} \approx 0.11$ 

• Core it luy Bridge:  $\frac{30W}{40W} = \frac{3}{4} = 0.75$ 

(C) Ptotal = Polymaric + Pstatic = 1 CV2 + VI, 0.9 Ptotal = 1 CV2 + VI (전임은 양수이므로 이차방상식의 레이터 양수인 해) • Pertium 4 Prescott:  $90 = \frac{1}{2} \times 32 \times V^{2} \times 3.6 + V' \times \frac{10}{1.25} = 57.6 V'^{2} + 8 V'$ ,  $V' \approx 1.182 V$  .: 0.068 V reduced

· (ore if lay Bridge:  $63 = \frac{1}{2} \times 29.04 \times V^2 \times 3.4 + V^2 \times \frac{30}{0.9} = 49.368 V^2 + \frac{100}{3} V^2 / V^2 \approx 0.84 V = 0.06 V$  reduced ·· Upentium should be reduced by 5.4%, Vone: should be reduced by 6.34%

Qz.

(A) execution time = I(xCPI x Clock Cycle time

750s = 2.389E12 × CPI × 0.333ns

 $CPI = \frac{7505}{2389E12 \times 0.3333ns} = \frac{750s}{2389 \times 0.333s} \approx 0.9428$ (B) SPEC ratio =  $\frac{\text{Reflerence Time}}{\text{Execution Time}} = \frac{9650s}{750s} \approx 12.87$ 

(C) CPU time  $' = (1 + \frac{10}{100}) \times IC \times CPI \times Clock Cycle time$ 

= 1. | xICxCPIxClock Cycle time = 1.1 x CPU time

: 10% increase of CPV time

(D) CPU time = (1+ 100) x IC x(1+ 100) x CPI x Clock Cycle time

= 1.155 × IC × CPI × Clock Cycle time = 1.155 × CPU time

· 15.5% increase of CPV time (E) SPECratio' = Reference time = SPECratio/1.157 2 |1.14 ((D) 에서의 change 각고 가정했습니다.)

· · change of SPEC ratio = 12.89-11.14 = 1.93, 1.93 decreased

tratio of change =  $\frac{\text{SPEC ratio}'}{\text{SPEC ratio}'} \approx 0.87$ , 13% decreased

(F) 700s = (다등)× 2.389E12×CPI/4GHz ∠PI' = 700 5 × 4 GHz = 2800 ≈ 1.38

(G) increase ratio of CPI =  $\frac{1.38}{0.9428} \approx 1.46$ 

increase ratio of clock rate = 4GHz 21.33

: they are distinitar because instruction count has been reduced by 15%.

(H) Cpu time reduced by 6.7% (
$$\frac{750-700}{750}$$
 x100  $\approx$  0.67)

(I) (I-100) x 960 s = IC x 1.61 / 4GHZ (960 ns 가 아니라 960s 로 계산했습니다.)

 $\therefore IC = \frac{0.9 \times 9605 \times 4GHz}{1.61} \approx 2147 \times 10^9 \text{ instructions}$ 

(J) 0.9 x 0.9 x 960s = 2147 x 109 x 1.61 / clack rate

Clock trate =  $\frac{2140 \times 10^{9} \times 1.61}{0.9 \times 0.9 \times 9405}$  & 4.45 GHz ((1) 에서 추가적으로 CPV time을 10% 참살하다 기업했습니다.)

(K) In (I), 9605 = IC×1.61/3GHz , IC= 9605×3GHz ((I)의 첫 CPV에서 변한다고 자성했습니다.) (1-20) × 960s = IC × (1-15) × 1.61/clock rate

clock rate = 3 GHZ x 0.85 ÷ 0.8 % 3.19 GHZ

Q4. CPU time = IC x CPI Clock Rate

Execution time = CPU time for FP + CPU time for NT + CPU time for US + CPU time for branch

 $= \frac{50 \times 10^6 \times (+110 \times 10^6 \times 1 + 80 \times 10^6 \times 4 + 16 \times 10^6 \times 2)}{2 \times 10^9} = \frac{512 \times 10^6}{2 \times 10^9} = 0.256s$ 

 $(A) \frac{0.256s}{2} = \frac{50 \times 10^6 \times x + 110 \times 10^6 \times 1 + 80 \times 10^6 \times 4 + 16 \times 10^6 \times 2}{2 \times 10^9} = \frac{(462 + 50\pi)}{2 \times 10^9} = (23 + 25\pi) \times \frac{1}{1000}$ 

.. we can't calculate improved CPI of FP instructions

(B)  $0.128 = \frac{50 \times 10^6 \times (+110 \times 10^6 \times 1 + 80 \times 10^6 \times 2 + 16 \times 10^6 \times 2)}{0.1128}$ 

 $= \frac{2 \times 10^{9}}{(107 + 804) \times 10^{6}}$ /28 = 96 + 40%,  $\alpha = \frac{32}{40} = 0.8$ 

 $\therefore$  CPI of LIS instructions is improved by T times  $(\because \frac{4}{0.8} = 5)$ 

(C) (PI of FP, INT instructions: 1 x 0.6 = 0.6

CPI of Us, branch instructions: 4x0,9=2.8, 2x0.9=1.4

:. Execution time =  $\frac{50 \times 10^6 \times 06 + 110 \times 10^6 \times 0.6 + 80 \times 10^6 \times 2.8 + 16 \times 10^6 \times 1.4}{2 \times 10^9}$ 

= 0.1n12 s

Execution time is improved by 1.5 times ( $\frac{0.256}{0.1012} \approx 1.5$ )