

National University of Computer & Emerging Sciences – FAST Peshawar Campus

Assignment of DLD LAB

Subject: DLD Lab Assignment

o Instructor: Mam Anum Rashad

O Written By: Abdul Ghani Khan

o Roll No: 22P-9037

O Department: Computer Science

○ Section: BS(CS)-2A2

Submit By

Abdul Ghani Khan

Submit To

Mam Anum Rashad

Question#1


Illustrate the block diagram of 8x1 Multiplexer using 4x1 and 2x1 Multiplexers. Simulate this

design in Multisim to verify the working of these cascaded multiplexers.


Also, create the truth table for 8x1 Multiplexer.

Simulation File Of Multi Sim Attached in the folder For Both The Questions.

Truth Table: -



<u>Circuit:-</u>




Question#2

Illustrate the block diagram of 4 to 16 Decoder using 3 to 8 Decoders. You must show the calculation for the number of lower order Decoders required for the design of 4 to 16 Decoder.

Simulate the design in MultiSim to verify the working of the circuit.

| Required number of lower order dender: |
|---|
| m ₂ |
| m, |
| We know that in 4-16 decoder go has 4 inputs and 16 outputs on the other hand in 3-8 decoder it has 3 inputs and 8 outputs. |
| 16 outputs on the other hand in 3-8 dender it has |
| 3 inpuis and 8 oni puis. |
| Using above formula m_2/m_1 $m_1 = 8$ and $m_2 = 16$ |
| we get 16 = 2. |
| 8 |
| Hence, we need 2 3-8 devoder for implementing 1, 4-16 devoder. |
| 1 , 4-16 devoder. |
| |

Circuit:-



Truth Table:-

| 1 | 4 8 | A. | A, | A. | | 2000 | usv | | | 6 | | D. | D | D., | D | 0- | 00 | D. | D. | Dr | D | D. | D, | D, | D. |
|---|-----|-----|----|----|----------------|------|-----|----------|---|------|-----|----|----|-----|-----|-----|----|----|----|----|---|----|----|----|----|
| + | | | | | | _ | A | Ao | - | Ds 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | A ₃ | Ax | - | | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | , | A3 | Az | A | Ao Ao | | 0 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 2 | 0 0 | 0 0 | 1 | 0 | A ₃ | A, | A. | Ao | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| | - | 1 | 0 | 0 | -A3 | Az | A | Ao | | 0 | 0 | 0 | 0 | U | 0 | 0 | 0 | O | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| | 0 | | | | - | | A | | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | el | 0 | 0 | 0 | 0 | 0 |
| | 0 | 1 | 0 | 1 | A3 - | Az | | Ao | | 0 | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 0 | 1 | 1 | 0 | A3 - | Az | A, | Ao | | 0 | 0 | | | | | | 0 | | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2 | 0 | 1 | 1 | 1 | A 3 | Az | A, | A o | | 0 | 0 | 0 | 0 | 0 | 3 0 | 0 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 1 | 0 | 0 | 0 | Az | A. | A | Mo | | 0 | 0 | 0 | 0 | 0 | 0 | | | | | | 0 | 0 | 0 | 0 | 0 |
| | 1 | 0 | 0 | 1 | A ₃ | A | A | Ao | | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | | | | | 0 |
| 6 | 1 | 0 | 1 | 0 | A3 | A. | A, | Ao | | 0 | 0 | 0 | -0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | | | | | | -Az | | Az | | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 1 | 0 | 1 | 1 | A3 | | _ | | | | | 0 | 1 | 0 | 0. | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2 | 1. | 1 | 0 | 0 | A3 | Ha | A | Ao | | 0 | 0 | | | | 10 | | | | _ | 0 | 0 | 0 | 0 | 0 | 0 |
| | 1 | 1 | 0 | 1 | As | A | A | Ao | | 0 | - 0 | 1 | 0 | 0 | O | 0 | 0 | 0 | 0 | | | | | 6 | 0 |
| | 1 | 1 | 1 | 0 | A ₃ | A | A | A | | 9 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 1 | 1 | 1 | 1 | A ₃ | | | 1 | | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |