

# İTÜ ElectricalElectronics Faculty

## **Electronics and Communication Engineering**

### **EHB 326E Introduction to Embedded Systems**

2018-2019 Fall Semester


# Final Project: Serial and Parallel Transmitting Problem

**Prepared by: Mustafa Ghanim** 

#### Introduction

In this project, I am asked to program and simulate a digital system consists of initialized values- RAM of 64 Byte size and two Picoblaze processors. The asked problem is specified in the following figure:


Design a system with two PicoBlazes and a single BlockRam. PicoBlaze\_1 is directly connected to the BlockRAM.
PicoBlaze\_1 reads the memory (64 byte, form arbitrary address) and then sends the data to PicoBlaze\_2 via 1 bit line.




Such a system is used for understanding the principles of serial and parallel bit communication, it is expected that data coming from RAM transfers to the first Picoblaze in 8-bit form while same data will be transferred to the second Picoblaze bit by bit (serially). Since no specified information about what the second Picoblaze will perform for the coming data, I assume that it will gathers it again to 8-bit form and show the reconstructed bytes on its output port. The main idea is to decide which inputs and outputs of the processors are needed, and how to synchronize the data flow in order not to lose data. The general structure of Picoblaze can be shown in this figure:

### Interfacing the PicoBlaze

The interfacing of the PicoBlaze can be seen in the figure beneath:




And the general block of typical generated RAM in ISE program can be shown as:



Since data on the RAM will be initialized by user, we will only read data from the RAM, so we are concern about only its input address and output data ports. The first Picoblaze ID\_Output port will be connected to RAM's address port to maintain the address increment operation, and the DOUTA output port of the RAM will be connected to the input port of the first Picoblaze. As for the second Picoblaze, it deals only with the first Picoblaze directly. We will only its input and output ports and READ/WRITE\_STROBE outputs if necessary.

#### Flow Charts of the Designed Algorithm:



Before Implementing this system directly on ISE environment, I have written two codes on Pico blaze simulator in order to observe the system's data flow. The difference between this simulation and the Verilog simulation, that this one allows the user to select the starting address, and the user has to enter the RAM data values manually. At the first Pico blaze code, the user can change the corresponding RAM data for each address if he/she does the simulation line by line, however a direct RUN command will drive all addresses with one

```
RAM value. First picoblaze code is given as:
                    DSIN
                               $00
selectadr
selectadr id
                               $00
                    EQU
selectadr r
                    EQU
                               s0
adrout
                    DSOUT
                               $01
adrout id
                    EQU
                               $01
adrout r
                    EQU
                               s1
readfram
                               $02
                    DSIN
readfram id
                    EQU
                               $02
readfram r
                    EQU
                               s2
                               $03
send
                    DSOUT
send id
                    EQU
                               $03
send_r
                    EQU
                               s3
                               s4
counter_r
                    EQU
main:
                              selectadr_r, selectadr_id
                    IN
                              selectadr r, $40
                    COMP
                              Z, stop
                    JUMP
                             adrout_r, selectadr_r
                    LOAD
                              adrout r, adrout id
                    OUT
                              readfram r, readfram id
                    IN
                    JUMP
                              do
nextadr:
                              adrout r, $01
                    ADD
                    COMP
                              adrout r, $40
                    JUMP
                               Z, stop
                               adrout r, adrout id
                    OUT
                    IN
                               readfram r, readfram id
                    JUMP
                    LOAD
                               counter r, $00
                    IN
                               readfram r, readfram id
do:
                    LOAD
                              send r, $01
                    ADD
                              counter r, $01
                    AND
                               send r, readfram r
                    RR
                              readfram r
                    COMP
                              counter r, $08
                    OUT
                               send r, send_id
                    JUMP
                              NZ, do
                              nextadr
                    JUMP
                    JUMP
stop:
                               stop
```


And the second Picoblaze code is given as:

```
$00
gelen
                    DSIN
gelen id
                               $00
                    EQU
                               s0
gelen_r
                    EQU
                    DSOUT
                               $01
cikis
cikis id
                    EQU
                               $01
cikis_r
                    EQU
                              s1
temp
                    EQU
                               s2
bitcounter
                    EQU
                               s3
basla:
                              bitcounter, $00
                    LOAD
temel:
                              bitcounter, $01
                    ADD
                              gelen r, gelen id
                    IN
                    LOAD
                              temp, gelen r
                    RR
                              temp
                    OR
                              cikis r, temp
                    OUT
                              cikis r, cikis id
                    COMP
                              bitcounter, $08
                              Z, yenidenbasla
                    JUMP
                    SR0
                              cikis r
                    JUMP
                               temel
yenidenbasla:
                              bitcounter, $00
                    LOAD
                              cikis_r, $00
                    LOAD
                    OUT
                              cikis_r, cikis_id
                    JUMP
                              basla
                    JUMP
                              stop
stop:
```


To see how it works, let us assume that we select the first address (00h) and increase the RAM data corresponding to each address by one starting from 1.

For the first Pico blaze:

At address (00h) and RAM value of (1) we have such output at the first bit (LSM):




The code loop related to bit transmitting data in serial will repeat more 7 times giving zero output as follows for the same RAM address:



However, if our data for that address is not (1) but say (2), the second cycle output would be 1 and, the first cycle, and other 6 cycles outputs would be zero. Thus, serial transmitting is achieved.

The second Picoblaze needs to manipulate serial data for 8 cycles to be able to form the reconstructed parallel data. Since we are sending serial bits through LSB, we would do some manipulations to reform the correct places of them, such manipulations are explained in the code. For second Picoblaze input and output, assume that we are receiving this sequence on the LSB line; (1 then 0 then 0 then 1 then 0 then 1 then 0 then 0) we would expect to see such an output after 8 cycles in the loop (0 then 0 then 1 then 0 then 1 then 0 then 1 then 0 then 1). Let's try:

First cycle: second cycle:







Third cycle:

Fourth cycle:







Fifth cycle:




sixth cycle:



Seventh cycle:



Last cycle for one byte



We see that our last cycle represents our desired and correct output. This can be applied to any RAM data coming from any RAM address as well.

#### **ISE Digital Analysis and Simulation:**

To simplify the logic design of the system. The starting address has been chosen to be fixed at 00h. To achieve the synchronization goal between Pico1 and Pico2, the number of instructions in each Picoblaze has been calculated considering the jumps too, if they are not equal, we add delays (NOBs) accordingly.

KCPSM3 code of Pico1 to be compiled to Verilog module:

```
CONSTANT START ADDRESS, 00
CONSTANT END ADDRESS, 40
NAMEREG s0, address
NAMEREG s1, data
NAMEREG s2, counter
NAMEREG s3, send
start:
        LOAD counter, 00
         LOAD address, START_ADDRESS
loop:
        INPUT
                 data, (address)
         COMPARE address, END ADDRESS
         JUMP NZ, do
         JUMP stop
do:
```

```
LOAD send, send
LOAD send, 01
AND send, data
OUTPUT send, (counter)

RR data

ADD counter, 01
COMPARE counter,08
JUMP NZ, do

ADD address,01
LOAD counter,00
JUMP loop

stop:

JUMP stop
```

#### KCPSM3 code of Pico2 to be compiled to Verilog module:


```
NAMEREG s0, gelen r
NAMEREG sl, cikis r
NAMEREG s2, temp
NAMEREG s3, bitcounter
delay:
                           LOAD gelen_r,gelen_r
LOAD gelen_r,gelen_r
LOAD gelen_r,gelen_r
LOAD gelen_r,gelen_r
LOAD gelen_r,gelen_r
LOAD gelen_r,gelen_r
LOAD gelen_r,gelen_r
LOAD gelen_r,gelen_r
basla:
                            LOAD
                                          gelen r, gelen r
                                    bitcounter, 00
                            LOAD
temel:
                                        gelen r, (bitcounter)
                            INPUT
                           LOAD
                                         temp, gelen_r
                            RR
                                         temp
                            OR
                                         cikis_r, temp
                           SR0
                                       cikis_r
                            ADD bitcounter, 01 COMPARE bitcounter, 08
                            JUMP
                                     Z, yenidenbasla
                            JUMP
                                    temel
venidenbasla:
                            OUTPUT cikis r, (bitcounter)
```

LOAD

LOAD JUMP bitcounter, 00

cikis r, 00

basla



#### Top module code:

```
module top(
               input clk, reset,
               output [7:0] dataout,
               output valid
   );
       wire
               [9:0] pico1_address, pico2_address ;
               [17:0]picol_instruction , pico2_instruction ;
       wire
                     picol port id, pico2 port id;
       wire [7:0]
       wire [7:0] picol out port, picol in port, pico2 in port;
       wire pico1_read_strobe;
       wire picol_write_strobe;
       wire pico2_read_strobe;
       wire line;
       assign line = pico1 out port[0];
       assign pico2_in_port = {7'b0000000, line};
```

```
// Instantiate pico
       kcpsm3 pico1 (
                 .address(pico1 address),
                 .instruction(picol instruction),
                 .read strobe(picol read strobe),
                 .write strobe(pico1 write strobe),
                .port id(picol port id),
                 .out port(picol out port),
                 .in port(pico1 in port),
                 .interrupt(0),
                 .reset(reset),
                 .clk(clk)
                 );
         kcpsm3 pico2 (
                 .port_id(pico2_port id),
                 .address(pico2 address),
                 .instruction(pico2 instruction),
                 .write strobe(valid),
.read_strobe(pico2_read strobe),
                 .out port(dataout),
                 .in port(pico2 in port),
                 .interrupt(0),
                 .reset(reset),
                 .clk(clk)
                 );
       pb1 inst mem1 (
                 .address(picol address),
                 .instruction(picol instruction),
                 .clk(clk)
                 );
       pb2 instr mem2 (
                 .address(pico1 address),
                 .instruction(pico2 instruction),
                 .clk(clk)
                 );
       bram data mem (
         .clka(clk), // input clka
.wea(0), // input wea
          .addra(pico1_port_id), // input [5 : 0] addra
          .douta(picol_in_port) // output [7 : 0] douta
       );
```


endmodule

#### Testbench code:

```
module test;
reg clk, reset;
wire [7:0] dataout;
wire valid;
top instance name (
    .clk(clk),
    .reset(reset),
    .dataout (dataout),
    .valid(valid)
    );
always begin
       clk = ~clk;
       #5;
end
initial begin
        clk = 0;
        reset = 1;
        #20;
       reset = 0;
end
```

Although that I have connected processors, and RAM wires correctly ( with no problem in synthesis behavior) unfortunately, I could not get the expected output data values in the simulation due to a questionable reason. With no large experience in Verilog language, it is very difficult for me to connect all the system with the programming parts in synchronized way in the given short period. My code is working fine in Picoblaze Simulation environment, that makes me to suspect a problem either in synchronization or logic design. I have tried to set the acceptable output only when Valid is HIGH, however, this did not work too ( output data is only 0 or 1 at Valid HIGH, which may say that reconstruction operation from serial data has failed). One other solution is, do not make input data and output data in real-time, transfer all inputs to the RAM of the second Picoblaze, then operate them after some delay. Using MUX and DEMUX techniques which I am not experienced in, can be useful for organizing data flow correctly, READ\_STROBE and WRITE\_STROBE of the first Picoblaze can be benefited too. One another reason of the failure of the simulation can be not defining the sensitivity of transitions according to the rising edge of clocks.

#### **Simulation Plots:**



#### File used for initializing the RAM (ceo format):

#### $MEMORY\_INITIALIZATION\_RADIX=10;$

 $MEMORY\_INITIALIZATION\_VECTOR =$ 

38, 39, 40,

41,

42, 43,

44, 45, 46, 47,

48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58,

60, 61, 62, 63, 64,