


Cas 3: 256 kilo words of 4 bits

$$\frac{2mb}{128} = 16 \text{ block}$$



Cas sup: 512 kilo words of 16 bits

$$\text{size of block} = 2^9 \times 2^{10} \times 2^4 = 2^{23}$$


$$\text{number of necessary blocks} = \frac{2^{24}}{2^{23}} = 2$$

$$\text{size of Data bus} = 16$$

$$\text{size of address bus} = 20$$

$$\text{number of words} = \frac{2^{24}}{2^4} = 2^{20}$$

Exercice 03:



04.11.2023

Computer Memory: RAM

Exercice 01:


$$\begin{aligned} 1) \text{ Bus d'adress} &= \log_2 4096 \\ &= \log_2 2^{12} \\ &= 12 \text{ bits} \end{aligned}$$

$$2) \text{ Bus des données} = 32 \text{ bits}$$

$$\text{memory size} = \text{size of data bus} \times 2^{\text{size of address bus}} \times 2^{\text{size of word}} \quad (\text{Num of words})$$

Exercice 02:


Case 1: 512 K. words of 8 bits




Case 2: 2048 kilo words of 4 bits

so we have 2 blocks of memory.

$$\frac{2 \times 2 \times 2^{20}}{2048 \times 2^{10}} = 2 \text{ bits}$$



N°b	A ₃	B ₀	B ₁
0	0	1	1
0	1	1	1
1	0	1	0
1	1	0	1



Exercice 03 :

- The address bus size is : 16 bits
- The number of bits to select a module is : 1 bit
- The number of bits needed to select a block is : 1 bit
- The number of bitcuts to create a block is : 2
- The number of bits needed to select a word within a block is : 4

2) tailles de la mémoire 4 KBytes :

4 modules.

Block :


→ 512 mots de 4 bits

$$4 \text{ kbytes} = 4 \times 2^{10} \times 2^3 = 2^{14} \text{ bits}$$


$$2^9 \times 2^5 = 2^{14} \text{ bits}$$

$$= \frac{2^{14}}{2^{11}} = 16 \text{ blocks}$$

4 blocks par Module :




bus address size : 16




Exercice 04 :

$$\frac{2048 \times 8}{256 \times 8} = 8 \text{ chips}$$

$d=4 \Rightarrow$ we are going to have 2 each Block have the same.



Exercice 04:



Exercice 02:

1)

Q_3	Q_2	Q_1	Q_0	Q_3^+	Q_2^+	Q_1^+	Q_0^+
0	0	0	0	0	0	0	1
0	0	0	1	0	0	1	0
0	0	1	0	0	0	1	1
0	0	1	1	0	1	0	0
0	1	0	0	0	1	0	1
0	1	0	1	0	1	1	0
0	1	1	0	0	1	1	1
0	1	1	1	0	0	0	0
1	0	0	0	1	0	0	1
1	0	0	1	1	0	1	0
1	0	1	0	1	0	1	1
1	0	1	1	1	1	0	0
1	1	0	0	1	1	0	1
1	1	0	1	1	1	1	0
1	1	1	0	1	1	1	1
1	1	1	1	0	0	0	0

$Q_0 + 1$


Computer Memory: ROM

Exercice 01:



1)


a	b	C_{in}	S	Cont
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

2)



Exercice 03:






Exercice 06:

senses			inputs			Outputs		
F ₃	F ₂	F ₁	UU	US	UD	UP	STOP	Down
0	0	1	0	0	1	1	0	0
0	0	1	0	1	0	0	1	0
0	0	1	1	0	0	1	0	0
0	1	0	0	0	1	0	0	1
0	1	0	0	1	0	0	1	0
1	0	0	0	0	1	0	0	1
1	0	0	0	1	0	0	1	0
1	0	0	1	0	0	0	0	1
0	1	1	0	0	1	0	1	1
0	1	1	0	1	0	0	1	0
1	1	0	0	0	1	0	0	1
1	1	0	0	1	0	0	1	0
1	1	0	1	0	0	1	0	0
x	x	x	0	0	0	0	0	0

Exercice 05:



DA: Demande d'accès
SA: signal d'autorisation



user			senses			
F ₁	F ₂	F ₃	F ₁	F ₂	F ₃	
1	0	0	1	0	0	stop
0	1	0	1	0	0	up
0	0	1	1	0	0	up + c
1	0	0	0	1	0	Down
0	1	0	0	1	0	STOP
0	0	1	0	1	0	up
1	0	0	0	0	1	Down + c
0	1	0	0	0	1	Down
0	0	1	0	0	1	STOP

DAA	DAB	DAC	SAA	SAB	SAC
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	0	1	1	0	0
1	1	0	1	0	0
1	1	1	1	0	0

Computer Memory: FIFO + LIFO

Exercice 01:

File d'attente



Ecriture Possible:

$$P_w = \overline{P_0}$$

Lecture Possible:

$$P_R = P_{n-1}$$

Logique de décalage:

P_{i-1}	P_i	P_{i+1}	P_{i-1}^+	P_i^+	P_{i+1}^+	J_i	K_i
0	0	0	0	0	0	0	x
0	0	1	0	0	1	0	x
0	1	0	0	0	1	x	1
0	1	1	0	1	1	x	0
1	0	0	0	1	0	1	x
1	0	1	0	1	1	1	x
1	1	0	1	0	1	x	1
1	1	1	1	1	1	x	0

$$J_i = P_{i-1} \cdot P_i$$


$$K_i = P_i \cdot P_{i+1}$$

Etage d'entrée:

P_0	P_1	DE	P_0^+	P_1^+	J_0	K_0
0	0	0	0	0	0	x
0	0	1	1	0	1	x
0	1	0	0	1	0	x
0	1	1	1	1	1	x
1	0	x	0	1	x	1
1	1	x	1	1	x	0

$$J_0 = P_0 \cdot DE$$

$$K_0 = P_0 \cdot P_1$$



Etage de sortie :

P_{n-2}	P_{n-1}	DL	P_{n-2}^+	P_{n-1}^+	J_{n-1}	K_{n-1}
0	0	x	0	0	0	0
0	1	0	0	1	x	0
0	1	1	0	0	x	1
1	0	x	0	1	1	x
1	1	0	1	1	x	0
1	1	1	1	0	x	1

$$J_{n-1} = P_{n-2} \cdot \overline{P_{n-1}}$$

$$K_{n-1} = DL \cdot P_{n-1}$$